

# (19) United States (12) Reissued Patent Saxena et al.

# (10) Patent Number: US RE49,711 E (45) Date of Reissued Patent: Oct. 24, 2023

- (54) DISTRIBUTED DIGITAL LOW-DROPOUT VOLTAGE MICRO REGULATOR
- (71) Applicant: **NVIDIA CORPORATION**, Santa Clara, CA (US)
- (72) Inventors: Siddharth Saxena, San Jose, CA (US);
   Tezaswi Raja, San Jose, CA (US); Fei Li, Campbell, CA (US); Wen Yueh, San Jose, CA (US)

7,964,992	B2	6/2011	Apfel
8,494,477	B2	7/2013	Ravichandran et al.
8,901,774	B2	12/2014	Yan et al.
9,369,040	B1	6/2016	Dosluoglu et al.
9,385,698	B2	7/2016	Krishnamurthy et al.
9,461,536	B2	10/2016	Bizjak et al.
2004/0095116	A1*	5/2004	Kernahan G06F 1/24
			713/300
2007/0262132	A1*	11/2007	Burton G06F 1/26
			235/375
2009/0189577	A1*	7/2009	Lin G05F 1/56
			323/273

#### (73) Assignee: NVIDIA CORPORATION, Santa Clara, CA (US)

- (21) Appl. No.: 17/665,297
- (22) Filed: Feb. 4, 2022

#### **Related U.S. Patent Documents**

Reissue of:

(64)Patent No.:**11,048,321**Issued:Jun. 29, 2021Appl. No.:**15/996,334**Filed:Jun. 1, 2018

# (51) Int. Cl. G06F 1/3287 (2019.01) G06F 1/3234 (2019.01) G06F 1/3296 (2019.01)

- (52) U.S. Cl. CPC ...... *G06F 1/3287* (2013.01); *G06F 1/3265* (2013.01); *G06F 1/3296* (2013.01)
- (58) Field of Classification Search

2012/0119717A15/2012Bose et al.2014/0277812A19/2014Shih et al.(Continued)

#### FOREIGN PATENT DOCUMENTS

EP 2532082 A2 12/2012

#### OTHER PUBLICATIONS

Saxena et al., U.S. Appl. No. 17/326,106, filed May 20, 2021. (Continued)

# Primary Examiner — Dennis G Bonshock (74) Attorney, Agent, or Firm — Zilka-Kotab, P.C.

## (57) **ABSTRACT**

Digital low-dropout micro voltage regulator configured to accept an external voltage and produce a regulated voltage. All active devices of the voltage regulator are digital devices. All signals of the voltage regulator, except the first voltage and the regulated voltage, may be characterized as digital signals. Some active devices of the voltage regulator may be physically separated from other active devices of the voltage regulator by active devices of non-voltage regulator circuitry.

CPC ..... G06F 1/3265; G06F 1/3287; G06F 1/324; G06F 1/26; G06F 1/3296; Y02D 10/00 See application file for complete search history.

(56) **References Cited** 

#### U.S. PATENT DOCUMENTS

5,739,658	Α	4/1998	Thompson
7,565,559	B2	7/2009	Chapuis

#### 15 Claims, 7 Drawing Sheets

<u>300</u>



# Page 2

(56)	<b>References Cited</b>					
U.S. PATENT DOCUMENTS						
2015/0286231	A1*	10/2015	Gerber G01R 19/00 323/281			
2016/0118967	A1	4/2016	Krishnamurthy et al.			
2016/0246342	A1*		Muthukaruppan G06F 1/26			
2017/0024000	A1	1/2017	Chen et al.			
2017/0075402	A1	3/2017	Pant et al.			
2018/0145686	A1*	5/2018	Zhong H03K 3/0315			
2018/0226981	A1		Salem et al.			
2018/0329440	A1	11/2018	Jefremow et al.			
2019/0235546	A1*	8/2019	Tang H02M 3/07			
2019/0243440	A1*	8/2019	Meinerzhagen G05F 1/59			
2020/0409403	A1*	12/2020	Londak			
2021/0089112	A1	3/2021	Saxena et al.			
2021/0271312	A1	9/2021	Saxena et al.			

Inna Vaisband; et al. Digitally Controlled Pulse Width Modulator for On-Chip Power Management. Article in IEEE Transactions on Very Large Scale Integration (VLSI) Systems; Nov. 2013. https:// www.researchgate.net/publication/259191062\_Digitally\_Controlled\_ Pulse\_Width\_Modulator\_for\_On-Chip\_Power\_Management. Kim et al., "Enabling Wide Autonomous DVFS in a 22nm Graphics" Execution Core Using a Digitally Controlled Hybrid LDO/Switched-Capacitor VR with Fast Droop Mitigation,"IEEE International Solid-State Circuits Conference, Session 8, 2015, pp. 154-156. Toprak-Deniz et al., Distributed System of Digitally Controlled Microregulators Enabling Per-Core DVFS for the POWER8 Microprocessor, IEEE International Solid-State Circuits Conference, Session 5, 2014, pp. 98-100. Zhang et al., "A Low Voltage Buck DC-DC Converter Using On-Chip Gate BoostTechnique in 40nm CMOS," 18th Asia and South Pacific Design Automation Conference, ASP-DAC, 2013, 6 pages. Salem et al., "A 100nA-to-2mA Successive-Approximation Digital LDO with PD Compensation and Sub-LSB Duty Control Achieving a 15.1ns Response Time at 0.5V," IEEE International Solid-State Circuits Conference, 2017, pp. 340-342. Saxena et al., U.S. Appl. No. 17/115,614, filed Dec. 8, 2020.

#### OTHER PUBLICATIONS

Non-Final Office Action from U.S. Appl. No. 17/115,614, dated Sep. 29, 2021.

Non-Final Office Action from U.S. Appl. No. 17/326,106, dated Nov. 8, 2021.

\* cited by examiner

# **U.S. Patent** Oct. 24, 2023 Sheet 1 of 7 US RE49,711 E





Fig. 1

# **U.S. Patent** Oct. 24, 2023 Sheet 2 of 7 US RE49,711 E



# **U.S. Patent** Oct. 24, 2023 Sheet 3 of 7 US RE49,711 E



Г О С

# **U.S. Patent** Oct. 24, 2023 Sheet 4 of 7 US RE49,711 E









Scorecogocococo

÷.

pwm\_out

# **U.S. Patent** Oct. 24, 2023 Sheet 5 of 7 US RE49,711 E



#### **U.S. Patent** US RE49,711 E Oct. 24, 2023 Sheet 6 of 7











# U.S. Patent Oct. 24, 2023 Sheet 7 of 7 US RE49,711 E







#### 1

#### DISTRIBUTED DIGITAL LOW-DROPOUT VOLTAGE MICRO REGULATOR

Matter enclosed in heavy brackets [] appears in the original patent but forms no part of this reissue specification; matter printed in italics indicates the additions made by reissue; a claim printed with strikethrough indicates that the claim was canceled, disclaimed, or held invalid by a prior post-patent action or proceeding. 10

#### FIELD OF INVENTION

## 2

The voltage regulator is configured to accept an external voltage and produce a regulated voltage. All active devices of the voltage regulator are either digital logic gates or digitally-controlled power gating header transistors. All signals of the voltage regulator, except the first, supply, voltage and the regulated voltage, may be characterized as digital signals. Some active devices of the voltage regulator may be physically separated from other active devices of the voltage regulator by active devices of non-voltage regulator circuitry.

In accordance with another embodiment of the present invention, an integrated circuit includes a first power domain. The first power domain includes first digital logic operating at a first voltage, and a first voltage regulator for regulating the first voltage. The first voltage regulator includes a first voltage sensor for sensing a voltage output of the first voltage regulator measured at the first digital logic, and a first plurality of digitally-controlled power-gating 20 header transistors for switching a voltage external to the first power domain to regulate the first voltage. The first plurality of power-gating header transistors are digitally controlled. For example, a voltage applied to a gate of a MOS powergating header transistor controls the power-gating header MOS transistor to be either fully "on" or fully "off." The integrated circuit also includes a second power domain. The second power domain includes second digital logic operating at a second voltage, and a second voltage regulator for regulating the second voltage. The second voltage regulator includes a second voltage sensor for sensing a voltage output of the second voltage regulator measured at the second digital logic, and a second plurality of digitally-controlled power-gating header transistors for switching a voltage external to the second power domain to 35 regulate the second voltage. The second plurality of power-

Embodiments in accordance with the present invention relate to the field of voltage supplies. More specifically, <sup>15</sup> embodiments of the present invention relate to systems and methods for distributed digital low-dropout voltage micro regulators.

#### BACKGROUND

As a general trend, complex digital chips, e.g., graphics processing units (GPUs) and/or central processing units (CPUs), are being divided into an increasing number of power domains. A large number of power domains allows 25 high granularity to turn off functional blocks that are not in use, and also allows operation of functional blocks at a minimal voltage required for a specific function. In addition, such a minimal voltage may change based on functional requirements. For example, the same functional block may 30 operate at different voltages at different times, depending on a functional requirement, e.g., higher voltage to support a higher operating frequency, and lower voltage for a lower operating frequency. This is generally known as or referred to as "dynamic voltage and frequency scaling" (DVFS). In the conventional art, a power supply for each different voltage domain is typically provided by separate chips for each required voltage and/or domain. Such power chips generally have associated analog components, e.g., inductors, capacitors, and/or precision resistors. Such external 40 chips and components consume valuable PCB real estate and increase costs. In addition, such external circuits measure and regulate the desired voltage at the external power chip. Due to distribution losses, the voltage actually delivered to the 45 power domain on the main chip will be different than the measured and regulated voltage at the power supply chip, and the difference will vary based on the changing load of the power domain.

#### SUMMARY OF THE INVENTION

Therefore, what is needed are systems and methods for distributed digital low-dropout micro regulators. What is additionally needed are systems and methods for distributed 55 digital low-dropout micro regulators that utilize digital ON/OFF control of power-gating header transistors. A further need is for systems and methods for distributed digital low-dropout micro regulators that measure a regulated voltage at its load. A still further need exists for systems and 60 methods for distributed digital low-dropout micro regulators that are compatible and complementary with existing systems and methods of design and manufacture for complex digital integrated circuits. Embodiments of the present invention provide these advantages. 65 In accordance with a first embodiment of the present invention, an integrated circuit includes a voltage regulator.

gating header transistors are digitally controlled.

In accordance with a further embodiment of the present invention, a graphics processing unit (GPU) integrated circuit includes at least two power domains configured to operate at different voltages. Each of the power domains includes a streaming multiprocessor, and a voltage regulator for regulating an operating voltage of the streaming multiprocessor. The voltage regulator includes a voltage sensor for sensing operating voltage measured at the streaming multiprocessor, and a plurality of digitally-controlled powergating header transistors for switching a voltage external to the first power domain to regulate the operating voltage.

In accordance with a method embodiment of the present invention, a voltage request signal is received at a voltage 50 regulator. The voltage request signal informs the voltage regulator of a desired regulation voltage. The voltage regulator measures a local regulated voltage at a load. The local voltage may be measured by a voltage sensor. The measured voltage is compared to the requested voltage. The comparison may be performed in the digital domain, in accordance with embodiments of the present invention. A difference between the actual local regulated voltage and the requested voltage is used by a proportional, integral and derivative (PID) controller to modulate the strength (or resistance) of the power headers. This is achieved by adjusting the percentage of power headers which need to be ON, and also by applying a pulse width modulation signal to some of those power headers in order to have a fine-grained control on the strength of the power gates. The ON/OFF and pulse width 65 modulation signals are applied to a plurality of power-gating header transistors. Hence, the power gating header transistors are digitally controlled.

40

# 3

Responsive to the ON/OFF and pulse width modulation signals, the plurality of power-gating header transistors switch an externally provided voltage to produce a local regulated voltage. In addition, there is an additional bank of power headers which is typically OFF and only turned ON <sup>5</sup> for brief periods of time when there is a sudden change in load current demand in order to minimize a worst-case voltage droop. This is achieved through a rapid response control loop working alongside the aforementioned PID controller. <sup>10</sup>

#### BRIEF DESCRIPTION OF THE DRAWINGS

#### 4

tions are the means used by those skilled in the data processing arts to most effectively convey the substance of their work to others skilled in the art. A procedure, computer executed step, logic block, process, etc., is here, and gen-<sup>5</sup> erally, conceived to be a self-consistent sequence of steps or instructions leading to a desired result. The steps are those requiring physical manipulations of physical quantities. Usually, though not necessarily, these quantities take the form of electrical or magnetic signals capable of being <sup>10</sup> stored, transferred, combined, compared, and otherwise manipulated in a computer system. It has proven convenient at times, principally for reasons of common usage, to refer to these signals as bits, values, elements, symbols, charac-

The accompanying drawings, which are incorporated in and form a part of this specification, illustrate embodiments <sup>15</sup> of the invention and, together with the description, serve to explain the principles of the invention. Unless otherwise noted, the drawings are not drawn to scale.

FIG. 1 illustrates an exemplary block diagram of an exemplary electronic system, which may be used as a <sup>20</sup> platform to implement embodiments of the present invention.

FIG. 2 illustrates an exemplary integrated circuit, in accordance with embodiments of the present invention.

FIG. 3 illustrates a schematic of an exemplary distributed digital low-dropout voltage micro regulator system, in accordance with embodiments of the present invention.

FIG. 4 illustrates a schematic for an exemplary pulse width modulation generator, in accordance with embodiments of the present invention.

FIG. 5 illustrates a schematic for an exemplary proportional, integral and derivative (PID) controller, in accordance with embodiments of the present invention.

FIG. **6** illustrates a schematic for a portion of an exemplary time to digital converter (TDC), in accordance with <sup>35</sup> embodiments of the present invention.

ters, terms, numbers, data, or the like.

It should be borne in mind, however, that all of these and similar terms are to be associated with the appropriate physical quantities and are merely convenient labels applied to these quantities. Unless specifically stated otherwise as apparent from the following discussions, it is appreciated that throughout the present invention, discussions utilizing terms such as "accessing" or "looking up" or "performing" or "analyzing" or "generating" or "resolving" or "accepting" or "selecting" or "determining" or "displaying" or "presenting" or "computing" or "sending" or "receiving" or "reducing" or "detecting" or "setting" or "placing" or "testing" or 25 "forming" or "mounting" or "removing" or "ceasing" or "stopping" or "coating" or "processing" or "generating" or "adjusting" or "creating" or "executing" or "continuing" or "indexing" or "translating" or "calculating" or "measuring" <sup>30</sup> or "gathering" or "running" or the like, refer to the action and processes of, or under the control of, a computer system, or similar electronic computing device, that manipulates and transforms data represented as physical (electronic) quantities within the computer system's registers and memories into other data similarly represented as physical quantities

FIG. 7 illustrates an exemplary method, in accordance with embodiments of the present invention.

#### DETAILED DESCRIPTION

Reference will now be made in detail to various embodiments of the present invention, examples of which are illustrated in the accompanying drawings. While the invention will be described in conjunction with these embodi- 45 ments, it is understood that they are not intended to limit the invention to these embodiments. On the contrary, the invention is intended to cover alternatives, modifications and equivalents, which may be included within the spirit and scope of the invention as defined by the appended claims. 50 Furthermore, in the following detailed description of the invention, numerous specific details are set forth in order to provide a thorough understanding of the invention. However, it will be recognized by one of ordinary skill in the art that the invention may be practiced without these specific details. In other instances, well known methods, procedures, components, circuits, and modules have not been described in detail as not to unnecessarily obscure aspects of the invention.

within the computer system memories or registers or other such information storage, transmission or display devices.

#### Distributed Digital Low-Dropout Voltage Micro Regulator

FIG. 1 illustrates a block diagram of an exemplary electronic system 100, which may be used as a platform to implement embodiments of the present invention. In the present example, electronic system 100 comprises a graphics processing unit (GPU) 106 implemented on a single integrated circuit. It is to be appreciated that embodiments in accordance with the present invention are well suited to other types of integrated circuits, and electronic systems comprising multiple integrated circuits.

The electronic system 100 includes an optional system data bus 132, external to the GPU 106, a graphics processing unit (GPU) 106, and optional display device(s) 110. In alternate embodiments, the CPU 102, portions of the graphics processing subsystem 106, the system data bus 132, or any combination thereof, may be integrated into a single processing unit. Further, the functionality of the graphics processing subsystem 106 may be included in a chipset or in some other type of special purpose processing unit or 60 co-processor. The graphics processing system 106 includes a GPU 118, an on-chip GPU memory 122, an on-chip GPU data bus 136, a GPU local memory 120, and a GPU data bus 134. The GPU 118 is configured to communicate with the on-chip GPU memory 122 via the on-chip GPU data bus 136 and with the GPU local memory 120 via the GPU data bus 134. The GPU 118 may receive instructions transmitted by the

Notation and Nomenclature

Some portions of the detailed descriptions which follow (e.g., method **700**) are presented in terms of procedures, steps, logic blocks, processing, and other symbolic repre- 65 sentations of operations on data bits that may be performed on computer memory. These descriptions and representa-

5

# 5

CPU 102, process the instructions in order to render graphics data and images, and store these images in the GPU local memory 120. Subsequently, the GPU 118 may display certain graphics images stored in the GPU local memory 120 on the display devices 110.

The GPU 118 includes one or more streaming multiprocessors 124, e.g., streaming multiprocessors 124-1 to 124-n. Each of the streaming multiprocessors 124 is capable of executing a relatively large number of threads concurrently. Advantageously, each of the streaming multiprocessors 124 can be programmed to execute processing tasks relating to a wide variety of applications, including but not limited to linear and nonlinear data transforms, filtering of video and/or audio data, modeling operations (e.g., applying of physics to determine position, velocity, and other attributes 15 of objects), and so on. Of the processing tasks, floating-point processing is allocated to a FPU and integer processing is allocated to an arithmetic logic unit (ALU). The GPU 118 may be provided with any amount of on-chip GPU memory 122 and GPU local memory 120, including none, and may 20 use on-chip GPU memory 122, GPU local memory 120, and system memory 104 in any combination for memory operations.

#### 6

while, streaming multiprocessor **124-2** may be assigned a different task, requiring a lesser, but non-zero, level of processing. Accordingly, multiprocessor **124-2** may be controlled to operate at a lesser operating frequency requiring a lesser operating voltage. Further, streaming multiprocessor **124-3** may not be required to perform any tasks, and may be controlled not to operate, e.g., have zero operating frequency. In such a case, streaming multiprocessor **124-3** may power, including idle leakage power.

It is appreciated that operating frequency of an integrated circuit, or portion thereof, may be a function of operating temperature. Embodiments in accordance with the present invention may be utilized to adjust voltage in response to temperature effects. It is further appreciated that a voltagefrequency characteristic of an integrated circuit, or portion thereof, may vary due to manufacturing variance. Embodiments in accordance with the present invention may be utilized to adjust voltage, including a body biasing voltage applied to a body terminal of FETs, to correct and/or control for such variations. Body biasing voltages may also be advantageously adjusted to reduce static leakage. FIG. 2 illustrates an exemplary integrated circuit 200, in accordance with embodiments of the present invention. Exemplary integrated circuit 200 comprises four power domains 210-1 to 210-4. Each power domain 210-1 to 210-4 comprises a voltage regulator 230-1 to 230-4. Voltage regulators 230-1 to 230-4 provide a regulated operating voltage 260-1 to 260-4 to circuitry 220-1 to 220-4 of each power domain 210-1 to 210-4. A global voltage controller 240 determines the operating voltage for each power domain **210-1** to **210-4**. It is appreciated that the operating voltage for each power domain 210-1 to 210-4 may be different, e.g., according to an assigned operating frequency for each such power domain. Global voltage controller 240 provides two signals, voltage request and offset calibration signals 260-1 to 260-4 to each power domain 210-1 to 210-4. The voltage request and offset calibration signals 260-1 to 260-4 are utilized by the voltage regulators 230-1 to 230-4 to produce the desired voltage, as determined by global voltage controller 240. A global voltage  $GV_{DD}$  is supplied to each voltage regulator **230-1** to **230-4**. The global voltage  $GV_{DD}$  may be provided from an off-chip source, e.g., GV<sub>DD</sub> **250**b, and/or an on-chip voltage supply,  $GV_{DD}$  **250**a. FIG. 3 illustrates a schematic of an exemplary distributed digital low-dropout voltage micro regulator system 300, in accordance with embodiments of the present invention. Voltage regulator system 300 exists within a power domain, for example, as voltage regulator 230-1 within power domain 1 210-1 of FIG. 2, and provides power, e.g., a regulated voltage, to circuitry within such power domain, for example, circuitry of power domain 1 220-1 (FIG. 2). Voltage regulator system 300 comprises a plurality of banks of digitally-controlled power gating header transistors. In the exemplary embodiment of FIG. 3, eight such banks, bank 315, and banks 310-1 through 310-7, are illustrated. Embodiments in accordance with the present invention are well suited to other numbers of banks. All such banks of digitally-controlled power gating header transistors comprise a plurality of digitally-controlled power gating header transistors, for example, hundreds to thousands of individual digitally-controlled power gating header transistors in each bank. In general, the individual digitallycontrolled power gating header transistors may have a very small current switching capability. All header transistors in a bank are controlled by the same signal, e.g., Sleep\_pwm

The on-chip GPU memory **122** is configured to include GPU programming code **128** and on-chip buffers **130**. The 25 GPU programming **128** may be transmitted from the GPU driver **116** to the on-chip GPU memory **122** via the system data bus **132**.

The GPU local memory 120 typically includes less expensive off-chip dynamic random access memory (DRAM) and 30 is also used to store data and programming used by the GPU **118**. As shown, the GPU local memory **120** includes a frame buffer 126. The frame buffer 126 stores data for at least one two-dimensional surface that may be used to drive the display devices 110. Furthermore, the frame buffer 126 may 35 include more than one two-dimensional surface so that the GPU **118** can render to one two-dimensional surface while a second two-dimensional surface is used to drive the display devices 110. The optional display device(s) 110 are one or more output 40 devices capable of emitting a visual image corresponding to an input data signal. For example, a display device may be built using a cathode ray tube (CRT) monitor, a liquid crystal display (LCD), or any other suitable display system. The input data signals to the display devices 110 are typically 45 generated by scanning out the contents of one or more frames of image data that is stored in the frame buffer 126. Integrated circuit 100 may be divided into a variety of power domains 140-1 to 140-m. For example, each streaming multiprocessor 124-1 to 124-n may be part of a separate 50 independent power domain 140-1 to 140-n. Each power domain 140-1 to 140-m includes its own voltage regulator 145. Other portions of the integrated circuit 100 may also form, or be a part of, independent power domains, e.g., separate from the domains of the streaming multiprocessors. It is appreciated that the number of independent power domains may not equal the number of streaming multiprocessors, e.g., in is not necessarily equal to it. Such power domains enable the circuitry within such power domains to operate at a minimal voltage necessary for their required 60 functionality, e.g., corresponding to an operating frequency required for a specific function, and/or to be supplied with no voltage, e.g., when no function is required. For example, if streaming multiprocessor 124-1 is assigned a task that requires a maximum level of processing, 65 it may be controlled to operate at a maximum operating frequency requiring a maximum operating voltage. Mean-

### 7

[7:1] **311-1** to **311-7**, such that in aggregate, the devices in a bank function to switch a much larger current.

In general, the number of digitally-controlled power gating header transistors in each bank will vary. In accordance with embodiments of the present invention, the current- 5 switching capacity of the banks of power gating header transistors may have a binary relationship. For example, bank **310-1** may have twice the current-switching capacity,

domain. "Interleaved" and/or "distributed" refer to inteinvention, the current-switching capacity of each of the banks of power gating header transistors may be about the grated circuit physical layouts in which the digital powergating header transistors 315 and 310 are interspersed within same. For example, exemplary banks **310-1** to **310-6** may 15 each have substantially the same number and type of power digital circuit blocks. For example, digital circuit elements gating header transistors, and be configured to switch about may occur between instances of power-gating header tranthe same amount of current. In some embodiments, each of sistors 315. This ensures that regulated power supply distribution is uniformly spread over the entire digital circuitry exemplary banks, 310-1 to 310-6, may comprise about 1% to 2.5% of the total number of power gating header transis- 20 operating on the regulated voltage. Such an interleaved and/or distributed layout may bentors. Voltage regulator system 300 receives a global voltage eficially create a more even voltage level throughout the  $GV_{DD}$  **305**, for example, from an off-chip voltage regulator. power domain, and may further decrease IR conduction  $GV_{DD}$  305 may be, for example, an unchanging "system" losses between the power-gating header transistors 315 and 310 and the load, in accordance with embodiments of the voltage, although that is not required. The global voltage 25  $GV_{DD}$  305 is gated by a first plurality of digitally-controlled present invention. The PWM signal which controls the power-gating header transistors **315** and a second plurality distributed power gating header transistors itself has to be of digitally-controlled power-gating header transistors **310-1** distributed to each individual power gate. This results in a beneficial natural phase shift in the PWM signal received to **310-7**. In contrast to the conventional art that may utilize across all power gates, which advantageously reduces the analog control of power devices, e.g., a continuously vary- 30 chance of all power gates turning ON and OFF at the same ing analog biasing voltage is applied to a gate of a power FET in a power header role, the power-gating header trantime. This advantageously reduces the ripple on the regusistors 315 and 310-1 to 310-7 of the present invention are lated voltage supply, e.g., local  $V_{DD}$  370. digitally controlled. For example, a voltage applied to gates The digital devices of the first and second pluralities **315** of a MOS power-gating header transistors 315 controls the 35 and 310 are generally small devices, e.g., the smallest possible devices for a given manufacturing process node, power-gating header MOS transistor to be either fully "on" and are not designed or intended to pass large currents. or fully "off." There may be hundreds to thousands of devices in the first It is to be appreciated that traditional linear voltage and second pluralities 315 and 310. The number of devices, regulators are typically not considered to be "low drop out." and the percentage of devices assigned to each back 315 and For example, such conventional art regulators may use an 40 input voltage of 1.8 v and drop it down by about 1 volt to **310-1** through **310-7** is a function of current capacity of the gates, the power requirements of the load circuitry, including create a regulated voltage of 0.8 v. The analog FETs used in such conventional art voltage regulators are typically thickthe variation of power requirements, range of voltage adjustoxide transistors, which are different from the standard FETs ment, on-resistance of the gates, e.g.,  $R_{DS}$ , current capacity used in digital logic gates. As an unfortunate consequence, 45 of vias, e.g., from metal to device sources, ripple, and the such thick oxide analog FETs need to be placed in a like. Exemplary values for the percentage of devices in the specially segregated area of a die where they all can be second plurality 310 (represented as x), may range from placed, and subjected to a thick-oxide process. This is 10-15%, in some embodiments. mainly due to design rules for manufacturability. In accordance with embodiments of the present invention, In accordance with embodiments of the present invention, the multiple banks of power power-gating header transistors 50 the use of digital devices for voltage regulation enables 315 and 310-1 through 310-7 may operate accordingly to voltage regulation directly within the power-consuming different control rules. As further described below, powergating header transistors 310-6 to 310-1 are modulated, as digital logic. For example, analog power transistors typically cannot be located within digital logic; rather such analog individual banks, accordingly to the signals Sleep\_pwm transistors must typically be segregated from digital cir- 55 [6:1], **311-6** to **311-1**, to achieve various levels of current conductance, so as to control the local  $V_{DD}$  370. For cuitry. For example, distribution of an analog bias voltage across a large die is a challenge due to resistive losses. example, a pulse-width modulation (PWM) signal(s) is Consequently, traditional practice is generally to group applied to one or more banks of power-gating header trananalog FETs together in one place. In addition, analog FETs sistors such that the power-gating header transistors, over a are often thick-oxide devices, designed to switch higher 60 short time interval, conduct some current, but conduct less voltages, e.g., 1.8 volts, in comparison to standard digital current than if all of the power-gating header transistors in logic transistors, that are designed to operate on lower the bank were on for the entire time interval. voltages, e.g., <1.0 volts. Hence, due to design rules, it is In the exemplary embodiment of FIG. 3, signal Sleep\_pwm[0] **316** generally operates as an enable signal usually necessary to separate the thick-oxide, analog FETs from thinner-oxide digital logic transistors. Further, an ana- 65 power-gating header transistors 315. For example, powergating header transistors 315 are generally either on or off log FET requiring a 1.8 volt supply is typically constrained to be located near package I/O pads, which may typically be accordingly to signal Sleep\_pwm[0] 316, and are not modu-

## 8

relatively far away from high density digital circuitry. Placing the digitally-controlled power-gating header transistors 315 and 310 within the load of digital logic circuits has numerous advantages, including voltage measurement closer to the load, which may improve regulation, and minimizing distribution losses, in comparison to the conventional art.

The digitally-controlled power-gating header transistors e.g., twice the number of transistors, of bank 310-2, and 315 and 310 may be laid out with minimal feature width. In bank 310-2 may have twice the current-switching capacity 10 addition, in some embodiments, the digital power-gating of bank **310-3**, etc. header transistors 315 and 310 may be distributed, e.g., interleaved, throughout the functional circuitry of a power In accordance with other embodiments of the present

10

## 9

lated to achieve an intermediate level of current conductance. Sleep\_pwm[0] is typically configured to turn OFF the power-gating header transistors 315 when the requested voltage of regulation is very low, since the current conductance requirement will be very low for a low voltage 5 operation. As will be described further below, power-gating header transistor bank 310-7 is used to respond to fast transients, and operates under a different control loop than power power-gating header transistors 315 and 310-1 through **310-6**.

The first plurality of digital power-gating header transistors **315** is controlled by an enable signal Sleep\_pwm[0] **316** which is configured to turn OFF the (100-x) % of the power-gating header transistors as explained before, while the second group of digital power-gating header transistors 15 **310** is controlled by a plurality of pulse-width modulation (PWM) signals **311-1** through **311-6**. In contrast to some conventional art systems, PWM signals **311-1** through **311-6** are digital signals. PWM signals to the different banks can assume different waveforms at the same time. For example, 20 Power-gating header transistors **310-1** could be fully OFF, power gating header transistors 310-2 could be receiving a non-zero duty cycle signal 311-2, whereas power gating header transistors 310-3 through 310-6 could be fully ON. As will be further explained below, the combination of how 25 many banks are ON, how many bank are OFF and the duty cycle of PWM signals **311-1** through **311-6** generally reflects the voltage of the power domain relative to a desired voltage. Generally, embodiments in accordance with the present 30 invention may operate to regulate from a higher voltage to a lower voltage. For example, consider that banks 310-1 though **310-6** are all ON, e.g., conducting. If local VDD **370** is greater than desired, the duty cycle of one of the PWM signal 311-1 is increased, decreasing the time that the 35 corresponding bank, 310-1, of digital power-gating header transistors are conducting, such that less current is supplied to load 360, allowing local VDD 370 to decrease. If, after reaching 100% duty cycle (all power gating transistors) **310-1** are off) for a bank, the local VDD **370** remains greater 40 than desired, a next bank, e.g., 310-2 of power gating transistors is modulated via its PWM signal 311-2. It is appreciated that regulating voltage from a higher voltage to a lower voltage is generally safer than regulating voltage from a lower voltage to a higher voltage. For 45 example, digital circuits will generally operate at a relatively higher voltage, while they may fail at a relatively lower voltage, e.g., a voltage less than a regulated target voltage. It is to be appreciated however, that embodiments in accordance with the present invention are well suited to both "up" 50 and "down" regulation, including movement in both directions.

## 10

Voltage sensor 320 measures the local  $V_{DD}$  370, and outputs a sensed voltage Vsense 325 to voltage comparator 330. Signal 325 may be a "thermometer code," in some embodiments. As is known, a thermometer code represents a number as a series of binary ones or zeros. For example, "n" may be represented by a sequence of n consecutive ones, followed by a zero. Encoder **327** converts the serial output of voltage sensor 320 into a parallel signal, in this exemplary embodiment, of five bits, representing voltage.

Voltage sensor 320 may comprise a time to digital converter (TDC), in some embodiments. Voltage comparator 330 compares sensed voltage Vsense 325 to a voltage request 326. Voltage request 326 is supplied from outside of voltage regulator system 300 and outside of the power domain, in some embodiments. For example, voltage request 326 may be provided by a global controller, e.g., global voltage controller 240 as illustrated in FIG. 2, that determines a desirable operating voltage for the power domain. The comparison output of voltage comparator 330 feeds proportional, integral and derivative (PID) controller 340. Embodiments in accordance with the present invention are well suited to other types of controllers, including, for example, proportional and integral controllers, bang-bang controllers, and compensation controllers. The proportional term provides a single stage fast path to the second plurality of digital power-gating header transistors **310**. The integral term reduces a proportional offset and responds to midfrequency offsets. Responsive to the output of voltage comparator 330, proportional, integral and derivative (PID) controller 340 produces a pulse width value used to generate a variable width pulse for each of the power gating header transistor banks, e.g., produced by pulse width modulation

Voltage regulator system 300 comprises a voltage sensor 320, for measuring the power domain local voltage 370. Voltage sensor 320 is physically within the power domain, 55 e.g., in close proximity to circuitry receiving a voltage from voltage regulator system 300, e.g., load 360, in some embodiments. Voltage sensor 320 may receive a voltage offset calibration signal 321 from a global voltage controller, e.g., global voltage controller 240 as illustrated in FIG. 2, in 60 some embodiments. Offset calibration may be needed because the voltage sensors should ideally give the same digital output for the same sensed voltage, but due to manufacturing variations may end up giving slightly different outputs for the same voltage. Hence an offset calibration 65 may be introduced to nullify the manufacturing-variation induced offset.

generator (PWM) 350.

The output of proportional, integral and derivative (PID) controller 340 drives pulse width modulation generator (PWM) **350**. Pulse width modulator generator **350** generates a pulse width modulated signal with a duty cycle according to the output of proportional, integral and derivative (PID) controller 340 for each bank of power-gating header transistors **310-1** to **310-6**. It is appreciated that, in general, only one bank of power-gating header transistors **310-1** to **310-6** is modulated at a time. The remaining banks are typically either fully off or fully on. For example, embodiments in accordance with the present invention seek to identify a bank of power-gating header transistors **310-1** to **310-6** that is able to adjust for load variation. Other banks may provide current for a "base" load, e.g., a majority of a load that is not varying over a short term.

Exemplary distributed digital low-dropout voltage micro regulator system 300 further comprises a rapid response control loop 380. Rapid response control loop 380 is configured to quickly respond to sudden load current transients. The rapid response control loop **380** taps off of the first stage of the time to digital converter (TDC) synchronizer and saves two clock cycles in responding to sudden transients. If there is a sudden, large change in load current, and the voltage sensed through voltage sensor 320, in the form of a thermometer code, is less than a pre-set threshold, LO\_THRESH, all power gates in bank **310-7** are turned ON while the voltage value, Therm\_code\_pre\_sync, is less than the pre-set threshold, LO\_THRESH. The comparison of voltage to the pre-set threshold, "Is therm\_code\_pre\_sync<LO\_THRESH," is performed in the thermometer code domain itself through a sequence of

# 11

bitwise AND and XNOR operations, and there is no need for an encoder. The bitwise operations mitigate any metastability risks.

It is to be appreciated that embodiments in accordance with the present invention are well-suited to determining 5 and/or setting a desirable operating voltage for a power domain within the power domain. For example, a power domain, e.g., power domain **210-1** of FIG. **2**, may produce voltage request and/or offset calibration signals internally to the power domain, in accordance with embodiments of the 10 present invention.

FIG. 4 illustrates a schematic for an exemplary pulse width modulation generator 400, in accordance with embodiments of the present invention. Exemplary pulse width modulation generator 400 may correspond to pulse 15 width modulation generator (PWM) 350 of FIG. 3. The pulse is generated through XORing a copy of the ring oscillator with its phase-delayed counterpart. The duty cycle for the design may range from 0%-90%, in some embodiments, which drives the gain stage connected to the power gates, e.g., the second plurality of digital power-gating header transistors **310**, as illustrated in FIG. **3**. FIG. 5 illustrates a schematic for an exemplary proportional, integral and derivative (PID) controller 500, in accordance with embodiments of the present invention. Exem- 25 plary proportional and integral (PI) controller 500 may correspond to proportional, integral and derivative (PID) controller 340 of FIG. 3. Integral controller 520 accounts for past errors between local  $V_{DD}$  370 and the target voltage, and integrates them over time, multiplied by a  $K_r$  gain factor, 30 to produce a correction factor **525**. Proportional controller 530 multiplies the current error by a gain factor  $K_{P}$  to produce a correction factor 535. Derivative controller 540 combines the current error and the immediately preceding error and multiplies by a gain factor  $K_D$  to produce a 35 correction factor 545. The correction factors 525, 535 and 545 are added together to produce duty cycle code 345 as illustrated in FIG. 3. FIG. 6 illustrates a schematic for a portion of an exemplary time to digital converter (TDC) 600, in accordance 40 with embodiments of the present invention. Exemplary time to digital converter (TDC) 600 may correspond to voltage sensor 320 of FIG. 3. Exemplary time to digital converter (TDC) 600 comprises a plurality of delay elements 610, 620 . . . on the regulated 45 local  $V_{DD}$  370. Only two stages of TDC 600 are illustrated. There would typically be many more such stages, e.g., 32 stages. The delay buffer output is shifted to the higher supply  $GV_{DD}$  by level shifters 630, 640 . . . before latching the output using synchronizers 650, 660 . . . This is done so that 50 the synchronizers are less prone to metastability which would be the case if they were on a lower voltage supply, e.g., the lower voltage of local  $V_{DD}$  370. FIG. 7 illustrates an exemplary method 700, in accordance with embodiments of the present invention. At 710, a 55 voltage request signal is received at a voltage regulator, e.g., exemplary digital micro low-dropout voltage regulator system **300** of FIG. **3**. The voltage request signal, e.g., voltage request 326 of FIG. 3, informs the voltage regulator of a desired regulation voltage. 60 At 720, the voltage regulator measures a local regulated voltage, e.g., local  $V_{DD}$  **370** (FIG. **3**), at a load, e.g., at Iload 360 (FIG. 3). The local voltage may be measured by a voltage sensor, e.g., voltage sensor 320 (FIG. 3). At **730**, the measured voltage is compared to the requested 65 voltage, e.g., by comparator 330 (FIG. 3). The comparison may be performed in the digital domain, in accordance with

## 12

embodiments of the present invention. At 740, a difference between the actual local regulated voltage and the requested voltage is converted to a pulse width modulation signal, for example, by proportional and integral controller 340 and pulse width modulation generator (PWM) 350 (FIG. 3). At 750, a pulse width modulation signal, e.g., from pulse width modulation generator (PWM) 350 (FIG. 3) is applied to a plurality of digital power-gating header transistors, e.g., second plurality of digital power-gating header transistors 310 (FIG. 3). At 760, responsive to the pulse width modulation signal, the plurality of digital power-gating header transistors switch an externally provided voltage, e.g., global voltage GVdd 305 (FIG. 3), to produce the local regulated

voltage.

In accordance with embodiments of the present invention, the power-gating header transistors are digitally-controlled devices. All active devices, e.g., FETs, of the voltage regulator may be operated in a digital domain. All signals of the voltage regulator, except the externally provided voltage and the local voltage, may be characterized as digital signals. In this novel manner, an operating voltage is regulated within a power domain, reducing deleterious distribution losses and advantageously increasing regulation response. The voltage is measured and controlled within the power domain, reducing errors due to separation of load and voltage sensing. Beneficially, the switches and the method of control are digital, and utilize digital components, enabling interleaving of power supply components near and among their loads. An additional advantage of using digital devices is decreased effects of process variation, in comparison to analog devices. An additional advantage is that since the entire circuit may utilize "digital" cells, the circuit design can take advantage of CAD synthesis and layout tools to automate the entire design execution process. No custom or analog layout is needed. Embodiments in accordance with the present invention provide systems and methods for digital low-dropout micro regulators. In addition, embodiments in accordance with the present invention provide systems and methods for distributed digital low-dropout micro regulators that utilize digital power-gating header transistors. Further, embodiments in accordance with the present invention provide systems and methods for distributed digital low-dropout micro regulators that measure a regulated voltage at its load. Still further, embodiments in accordance with the present invention provide systems and methods for distributed digital low-dropout micro regulators that are compatible and complementary with existing systems and methods of design and manufacture for complex digital integrated circuits. Various embodiments of the invention are thus described. While the present invention has been described in particular embodiments, it should be appreciated that the invention should not be construed as limited by such embodiments, but rather construed according to the below claims.

#### What is claimed is:

**1**. An integrated circuit comprising:

a voltage regulator for accepting a first voltage and producing a regulated voltage,
wherein all active devices of said voltage regulator are digital devices,
the voltage regulator including:
a pulse width modulation (PWM) generator that generates a digital PWM signal, and
a plurality of digitally controlled power-gating header transistors, wherein the digital PWM signal is applied

to at least [a subset] two digitally controlled power-

5

# 13

gating header transistors of the plurality of digitally controlled power-gating header transistors.

2. The integrated circuit of claim 1 wherein all signals of said voltage regulator, except said first voltage and said regulated voltage, are characterized as digital signals.

3. The integrated circuit of claim 1 wherein said plurality of digitally controlled power-gating header transistors switch said first voltage to produce said regulated voltage.

4. The integrated circuit of claim 1 wherein some active devices of said voltage regulator are physically separated from other active devices of said voltage regulator by active devices of non-voltage regulator circuitry.

5. The integrated circuit of claim 1 wherein said regulated voltage is configured to power a power domain, and said voltage regulator is physically within said power domain. 6. The integrated circuit of claim 1 wherein the digital PWM signal is distributed to each power gate of each digitally controlled power-gating header transistor included in the at least [a subset] two digitally controlled powergating header transistors of the plurality of digitally controlled power-gating header transistors. 7. The integrated circuit of claim 6 wherein distributing the digital PWM signal to each power gate results in a phase shift in the digital PWM signal received across the digitally controlled power-gating header transistors included in the at least [a subset] two digitally controlled power-gating header transistors of the plurality of digitally controlled powergating header transistors. 8. The integrated circuit of claim 7 wherein the phase shift avoids a simultaneous state change of the digitally controlled power-gating header transistors. 9. The integrated circuit of claim 1 wherein the at least a subset] two digitally controlled power-gating header tran-

# 14

sistors of the plurality of digitally controlled power-gating header transistors represents one of a plurality of banks of the plurality of digitally controlled power-gating header transistors that, in combination, produce the regulated voltage.

**10**. The integrated circuit of claim **9** wherein the plurality of banks are independently controlled.

**11**. The integrated circuit of claim **10**, wherein the plurality of banks are independently controlled by indepen-10 dently generated digital PWM signals.

12. The integrated circuit of claim 11 wherein the independently generated digital PWM signals are configurable to enable different operation of the plurality of banks.

13. The integrated circuit of claim 12 wherein the opera-15 tion includes being:

turned fully off,

turned fully on, or

modulated between being turned off and turned on.

14. The integrated circuit of claim 1 wherein the digital 20 PWM signal applied to the at least [a subset] two digitally controlled power-gating header transistors of the plurality of digitally controlled power-gating header transistors is a non-zero duty cycle signal.

**15**. The integrated circuit of claim 1 wherein the digital 25 PWM signal applied to the at least [a subset] two digitally controlled power-gating header transistors of the plurality of digitally controlled power-gating header transistors causes digitally controlled power-gating header transistors included in the at least [a subset] two digitally controlled 30 *power-gating header transistors* of the plurality of digitally controlled power-gating header transistors to modulate between being turned off and turned on.