

(19) United States (12) **Reissued Patent** Uchino et al.

US RE48,891 E (10) **Patent Number:** (45) **Date of Reissued Patent:** Jan. 11, 2022

- **DISPLAY APPARATUS AND ELECTRONIC** (54)APPARATUS
- Applicant: Sony Corporation, Tokyo (JP) (71)
- Inventors: Katsuhide Uchino, Kanagawa (JP); (72)Tetsuro Yamamoto, Kanagawa (JP); Junichi Yamashita, Tokyo (JP)
- Assignee: Sony Group Corporation, Tokyo (JP) (73)
- Field of Classification Search (58)2300/0417; G09G 2300/043;

(Continued)

References Cited

U.S. PATENT DOCUMENTS

5,684,365 A 11/1997 Tang et al. 6,229,508 B1 5/2001 Kane

- Appl. No.: 16/797,464 (21)
- Feb. 21, 2020 (22)Filed:

Related U.S. Patent Documents

Reissue of:

(64)	Patent No.:	8,269,699
	Issued:	Sep. 18, 2012
	Appl. No.:	13/285,680
	Filed:	Oct. 31, 2011

U.S. Applications:

Continuation of application No. 15/389,480, filed on (63)Dec. 23, 2016, now Pat. No. Re. 47,916, which is a

(Continued)

(30)**Foreign Application Priority Data**

Feb. 19, 2007 (JP) 2007-037385

Int. Cl. (51)G09G 3/30 (2006.01)

(56)

(Continued)

FOREIGN PATENT DOCUMENTS

JP	08-234683 A	9/1996
JP	2005-172917 A	6/2005
JP	2005-189383 A	7/2005

Primary Examiner — Dennis G Bonshock (74) Attorney, Agent, or Firm — Michael Best & Friedrich LLP

ABSTRACT (57)

A display apparatus includes a pixel unit in which pixels are arranged in a matrix pattern; and a driving circuit for driving the pixel unit. Each of the pixels includes a signal level holding capacitor; a first transistor that is turned on/off in response to a writing signal and via which one end of the signal level holding capacitor is connected to a signal line; a second transistor having one end of the signal level holding capacitor connected to a gate thereof and the other end of the signal level holding capacitor connected to a source thereof; a current-driven self-light-emitting element whose cathode is held at a cathode potential and whose anode is connected to the source of the second transistor; a third transistor that is turned on/off in response to a driving pulse signal; and a fourth transistor that is turned on/off in response to a control signal.



20 Claims, 23 Drawing Sheets



(56)

Page 2

Related U.S. Application Data

continuation of application No. 15/073,888, filed on Mar. 18, 2016, now Pat. No. Re. 46,287, which is an application for the reissue of Pat. No. 8,269,699, which is a continuation of application No. 12/010, 926, filed on Jan. 31, 2008, now Pat. No. 8,072,397.

(51) **Int. Cl.**

(52)

G09G 3/3233	(2016.01)
G09G 3/3266	(2016.01)
G09G 3/3291	(2016.01)

References Cited

U.S. PATENT DOCUMENTS

7,274,345 B2* 9/2007 Imamura et al. 345/76 7,616,177 B2 11/2009 Peng et al.

2002/0196212 A1 12/2002 Nishitoba et al. 2004/0056828 A1 3/2004 Choi et al. 2005/0185477 A1 8/2005 Aoki et al. 2005/0237273 A1* 10/2005 Ozawa et al. 345/76 5/2006 Yang et al. 2006/0108941 A1 6/2007 Huang et al. 2007/0146247 A1 2007/0268217 A1 11/2007 Ahn et al. 2007/0273621 A1 11/2007 Yamashita et al. 2008/0036704 A1 2/2008 Kim et al.

* cited by examiner

U.S. Patent US RE48,891 E Jan. 11, 2022 Sheet 1 of 23









A AND		
Sector State Stat		
N		
• • • • • • • • • • • • • • • • • • •		
	n 😰 na seu de la constante de la c	
**************************************	▋▋▋▌▌▖▖▖▖▖▖▖▖▖▖▖▖▖▖▖▖▖▖▖▖▖▖▖▖▖▖▖▖▖▖▖▖▖	
	and a bar and a second se	and the second sec

U.S. Patent Jan. 11, 2022 Sheet 2 of 23 US RE48,891 E



 \sim



U.S. Patent Jan. 11, 2022 Sheet 3 of 23 US RE48,891 E





U.S. Patent Jan. 11, 2022 Sheet 4 of 23 US RE48,891 E







U.S. Patent Jan. 11, 2022 Sheet 5 of 23 US RE48,891 E





U.S. Patent Jan. 11, 2022 Sheet 6 of 23 US RE48,891 E

FIG. 9







U.S. Patent Jan. 11, 2022 Sheet 7 of 23 US RE48,891 E









U.S. Patent Jan. 11, 2022 Sheet 8 of 23 US RE48,891 E





U.S. Patent US RE48,891 E Jan. 11, 2022 Sheet 9 of 23









U.S. Patent US RE48,891 E Jan. 11, 2022 Sheet 10 of 23





S

- **1**

U.S. Patent Jan. 11, 2022 Sheet 11 of 23 US RE48,891 E









U.S. Patent Jan. 11, 2022 Sheet 12 of 23 US RE48,891 E





U.S. Patent Jan. 11, 2022 Sheet 13 of 23 US RE48,891 E





 $\overline{\mathbf{v}}$

U.S. Patent US RE48,891 E Jan. 11, 2022 Sheet 14 of 23



U.S. Patent Jan. 11, 2022 Sheet 15 of 23 US RE48,891 E









U.S. Patent Jan. 11, 2022 Sheet 17 of 23 US RE48,891 E





U.S. Patent Jan. 11, 2022 Sheet 18 of 23 US RE48,891 E

FIG. 25

Vofs-Vth





U.S. Patent Jan. 11, 2022 Sheet 19 of 23 US RE48,891 E











U.S. Patent Jan. 11, 2022 Sheet 20 of 23 US RE48,891 E









U.S. Patent Jan. 11, 2022 Sheet 21 of 23 US RE48,891 E

FIG. 31



U.S. Patent Jan. 11, 2022 Sheet 22 of 23 US RE48,891 E



FIG. 32





1

DISPLAY APPARATUS AND ELECTRONIC APPARATUS

Matter enclosed in heavy brackets [] appears in the original patent but forms no part of this reissue specification; matter printed in italics indicates the additions made by reissue; a claim printed with strikethrough indicates that the claim was canceled, disclaimed, or held invalid by a prior post-patent action or proceeding.

CROSS REFERENCES TO RELATED APPLICATIONS

2

signal line SIG via a transistor TR1 that is turned on/off in accordance with a writing signal WS. As a result, in the pixel circuit, the transistor TR1 is turned on in response to the rise of the writing signal WS. The other end potential of the signal level holding capacitor C1 is set to the signal level of the signal line SIG. The signal level of the signal line SIG is sampled at the other end of the signal level holding capacitor C1 and held by the signal level holding capacitor C1 at the timing at which the transistor TR1 is changed from an on state to an off state.

In the pixel circuit, the other end of the signal level holding capacitor C1 is connected to the gate of a P-channel transistor TR2, whose source is connected to a power supply Vcc, and the drain of the transistor TR2 is connected to the anode of the organic EL element 8. Here, in the pixel circuit, the transistor TR2 is set to always operate in a saturated area, with the result that the transistor TR2 constitutes a constant current circuit using a drain-source current Ids represented by the following equation:

Notice: More than one reissue application has been filed 15 for the reissue of U.S. Pat. No. 8,269,699. This application is a Continuation Reissue Application of the patent application Ser. No.: 15/389,480, filed Dec. 23, 2016, now U.S. Pat. No. RE47,916, which is a Continuation Reissue Application of the patent application Ser. No.: 15/073,888, filed 20 Mar. 18, 2016, now U.S. Pat. No. RE46,287, which is a Reissue Application of Ser. No. 13/285,680, filed Oct. 31, 2011, now U.S. Pat. No. 8,269,699, issued Sep. 18, 2012, which is a Continuation Application of the patent application Ser. No.: 12/010,926, filed Jan. 31, 2008, now U.S. Pat. No. 25 8,072,397, issued Dec. 6, 2011, which claims priority from Japanese Patent Application JP 2007-037385 filed in the Japanese Patent Office on Feb. 19, 2007, the entire contents of which are incorporated herein by reference.

BACKGROUND OF THE INVENTION

1. Field of the Invention

The present invention relates to a display apparatus, and can be applied to, for example, a current-driven self-lightemitting display apparatus, such as an organic EL (Electro Luminescence) element. The present invention is configured in such a way that the gate voltage of a transistor for driving a light-emitting element is set to a fixed potential, variations in the light-emission luminance due to variations in the 40 threshold voltage of the transistor are corrected, and the fixed potential is supplied from signal lines, thereby making it possible to reduce the number of scanning lines and the number of wiring patterns of fixed potentials used in comparison with a known case.

$Ids = (\frac{1}{2}) \times \mu \times (W/L) \times Cox \times (Vgs - Vth)^2$ (1)

where Vgs is the gate-source voltage of the transistor TR2, μ is the mobility, W is the channel width, L is the channel length, Cox is gate capacitance, and Vth is the threshold voltage of the transistor TR2. As a result, each pixel circuit drives the organic EL element 8 on the basis of the driving current Ids corresponding to the signal level of the signal line SIG that is sampled and held by the signal level holding capacitor C1.

The display apparatus 1 causes a write scanning circuit (WSCN) 4A of a vertical driving circuit 4 to sequentially transfer a predetermined sampling pulse and to generate a writing signal WS that is a timing signal for instructing writing into each pixel 3. A horizontal selector (HSEL) 5A
of a horizontal driving circuit 5 causes a predetermined

2. Description of the Related Art

Hitherto, regarding a display apparatus using an organic EL element, various contrivances have been proposed, for example, in U.S. Pat. No. 5,684,365 and Japanese Unexamined Patent Application Publication No. 8-234683.

FIG. 15 is a block diagram showing a so-called known active-matrix display apparatus using an organic EL element. In a display apparatus 1, a pixel unit 2 is formed in such a manner that pixels (PX) 3 are arranged in a matrix pattern. In the pixel unit 2, scanning lines SCN are provided 55 in units of lines in a horizontal direction with respect to the pixels 3 arranged in a matrix pattern, and signal lines SIG are provided for each column in such a manner as to intersect the scanning lines SCN at right angles. As shown in FIG. 16, each pixel 3 is formed of an organic 60 EL element 8, which is a current-driven self-light-emitting element, and a driving circuit (hereinafter referred to as a "pixel circuit") of the pixel 3, the driving circuit being used to drive the organic EL element 8. In the pixel circuit, one end of a signal level holding 65 capacitor C1 is held at a fixed potential, and the other end of the signal level holding capacitor C1 is connected to the

sampling pulse to be sequentially transferred to generate a timing signal, and each signal line SIG is set to the signal level of the input signal S1 by using the timing signal as a reference. As a result, the display apparatus 1 sets the terminal voltage of the signal level holding capacitor C1 provided in each pixel unit 3 in accordance with an input signal S1 in point sequence or in line sequence, and an image represented by the input signal S1 is displayed.

Here, as shown in FIG. 17, in the organic EL element 8, 45 current/voltage characteristics change over time through use such that it becomes difficult for electric current to flow. In FIG. 17, reference character L1 denotes the initial characteristics, and reference character L2 denotes the characteristics caused by changes over time. However, when the 50 organic EL element 8 is to be driven by the P-channel transistor TR2 in the circuit configuration shown in FIG. 16, the transistor TR2 drives the organic EL element 8 in accordance with the gate-source voltage Vgs set in accordance with the signal level of the signal line SIG, making it possible to prevent luminance changes in each pixel due to changes over time of the current/voltage characteristics. If all the transistors constituting the pixel circuit, the horizontal driving circuit, and the vertical driving circuit are formed by N-channel transistors, these circuits can be collectively fabricated on an insulating substrate, such as a glass substrate with an amorphous silicon process. Thus, the display apparatus can be made simply and easily. However, as shown in FIG. 18, in contrast with FIG. 16, when each pixel 13 is formed by using an N-channel type for the transistor TR2 and a display apparatus 11 is formed by a pixel unit 12 using a pixel 13, as a result of the source of the transistor TR2 being connected to the organic EL ele-

3

ment 8, changes in the current/voltage characteristics shown in FIG. 17 cause the gate-source voltage Vgs of the transistor TR2 to be changed. As a result, in this case, electric current flowing through the organic EL element 8 gradually decreases through use, and the luminance of each pixel 5 gradually decreases. In the configuration shown in FIG. 18, the light-emission luminance varies among the pixels due to variations in the characteristics of the transistors TR2. Variations in the light-emission luminance disturb uniformity on the display screen and are perceived as variations 10 and roughness on the display screen.

For this reason, as a contrivance for preventing such a decrease in the light-emission luminance due to changes over time of the organic EL element and such variations in the light-emission luminance due to variations in the char- 15 acteristics, a configuration shown in FIG. 19 has been proposed. Here, in a display apparatus 21 shown in FIG. 19, a pixel unit 22 is formed in such a manner that pixels 23 are arranged in a matrix pattern. In the pixel 23, one end of a 20 signal level holding capacitor C1 is connected to the anode of the organic EL element 8, and the other end of the signal level holding capacitor C1 is connected to the signal line SIG via-the transistor TR1 that is turned on/off in accordance with the writing signal WS. As a result, in the pixel 23, 25 the voltage at the other end of the signal level holding capacitor C1 is set to the signal level of the signal line SIG in accordance with the writing signal WS. In the pixel 23, one end of the signal level holding capacitor C1 is connected to the source and the other end 30 thereof is connected to the gate of the transistor TR2, and the drain of the transistor TR2 is connected to a power supply Vcc via a transistor TR3 that is turned on/off in accordance with a driving pulse signal DS. As a result, in pixel 23, the organic EL element 8 is driven by the transistor TR2 of a 35 source follower circuit, in which the gate potential is set to the signal level of the signal line SIG. Here, Vcat is the cathode potential of the organic EL element 8. The driving pulse signal DS is a timing signal for controlling the light-emission period of each pixel 3, and is generated by a 40 drive scanning circuit (DSCN) 24B by sequentially transferring a predetermined sampling pulse. Furthermore, in the pixel 23, ends of the signal level holding capacitor C1 are connected to predetermined fixed potentials Vofs and Vss via transistors TR4 and TR5 that are 45 turned on/off in accordance with control signals AZ1 and AZ2, respectively. The control signals AZ1 and AZ2 are timing signals that are generated by control signal generation circuits (AZ1 and AZ2) 24C and 24D, each being provided in the vertical driving circuit 24, by sequentially 50 transferring a predetermined sampling pulse. FIG. 20 is a timing chart of one pixel 23 in the display apparatus 21. In FIG. 20, a reference character of a transistor that is turned on/off in accordance with a corresponding signal is shown for each signal. As shown in FIG. 21, in a 55 light-emission period T1 in which the organic EL element 8 emits light, in the pixel 23, signal levels of the writing signal WS and the control signals AZ1 and AZ2 (parts (A) and (B) of FIG. 20) are made to fall to set transistors TR1, TR4, and TR5 to an off state, and the signal level of the driving pulse 60 signal DS (part (D) of FIG. 20) is made to rise to set the transistor TR3 to an on state. As a result, in the pixel 23, a constant current circuit that varies with a gate-source voltage Vgs resulting from the potential difference across the ends of the signal level 65 holding capacitor C1 is formed by the transistor TR2 and the signal level holding capacitor C1, and the organic EL

4

element **8** is made to emit light in accordance with the drain-source current Ids determined by the gate-source voltage Vgs. Thus, a luminance decrease due to changes over time of the organic EL element **8** is prevented. The drain-source current Ids is represented by equation (1) described with reference to FIG. **16**. In the following, transistors are shown using symbols of switches.

When the light-emission period T1 ends, the transistors TR4 and TR5 are set to an on state in pixel 23, during the subsequent period T2, as shown in FIG. 22. As a result, in the pixel circuit 23, the potential across the ends of the signal level holding capacitor C1 is set to predetermined fixed potentials Vofs and Vss (parts (E) and (F) of FIG. 20), and the drain-source current Ids flows from the transistor TR2 to the transistor TR5 in response to the gate-source voltage Vgs resulting from the potential difference Vofs–Vss of the fixed potentials Vofs and Vss. During the period T2, the fixed potentials Vofs and Vss are set so that the potential difference across the ends of the organic EL element 8 does not become greater than a threshold voltage Vthel of the organic EL element 8, the organic EL element 8 does not emit light, and the transistor TR2 operates in a saturated area. Next, in the pixel 23, during the predetermined period T3, as shown in FIG. 23, the transistor TR5 is set to an off state. As a result, in the pixel 23, as indicated using the broken line in FIG. 23, the voltage at the side end of the transistor TR5 of the signal level holding capacitor C1 increases in accordance with the drain-source current Ids of the transistor TR2. As shown in FIG. 24, for the organic EL element 8, an equivalent circuit is represented by a parallel circuit of a diode and a capacitor of capacitance Cel. As a result, as shown in FIG. 25, the source voltage Vs of the transistor TR2 increases gradually in the period T3 in accordance with the drain-source current Ids of the transistor TR2. As a result, in the pixel 23, the potential difference across the ends of the signal level holding capacitor C1 is set at the threshold voltage Vth of the transistor TR2, and the terminal voltage of the signal level holding capacitor C1 on the transistor TR5 side is set to a voltage Vofs–Vth such that the threshold voltage Vth of the transistor TR2 is subtracted from the fixed potential Vofs. In this state, the anode potential Vel of the organic EL element 8 is represented by Vel=Vofs–Vth. In the display apparatus 21, the fixed potential Vofs is set so that Vel≤Vcat+Vthel is reached, with the result that the organic EL element 8 does not emit light in the period T3. Next, in the pixel 23, as shown in FIG. 26, the transistors TR3 and TR4 are sequentially set to an off state in the subsequent period T4. By setting the transistor TR3 to an off state earlier than the transistor TR4, it is possible to suppress variations in the gate voltage Vg of the transistor TR2. Furthermore, next, in the pixel 23, in a state in which the transistor TR1 is set to an on state and the terminal voltage of the signal level holding capacitor C1 on the transistor TR5 side is thereby set to a voltage Vofs–Vth, the terminal voltage of the signal level holding capacitor C1 on the transistor TR5 side is set to the signal level Vsig of the signal

line SIG.

In this case, to be accurate, the gate-source voltage Vgs of the transistor TR2 is represented by the following equation:

 $Vgs=(Cel/Cel+C1+C2)\times(Vsig-Vofs)+Vth$ (2)

where C2 is the capacitance between the gate and the source of the transistor TR2. If the parasitic capacitance Cel of the organic EL element 8 is greater than the capacitance of the signal level holding capacitor C1 and the gate-source capacitance C2 of the transistor TR2, the gate-source voltage Vgs

5

of the transistor TR2 is set to a voltage Vsig+Vth with sufficient accuracy for practical use.

As a result, in the pixel 23, the gate-source voltage Vgs of the transistor TR2 is set to a voltage Vsig+Vth such that a threshold voltage Vth is added to the signal level Vsig of the signal line SIG. As a result, in the display apparatus 21, it is possible to prevent variations in the light-emission luminance due to variations in the threshold voltage Vth, which is one of the characteristics of the transistor TR2.

Next, in the pixel 23, as shown in FIG. 27, during the fixed period T5, the transistor TR3 is set to an on state in a state in which the transistor TR1 is kept set to an on state. As a result, in the pixel 23, the transistor TR2 causes the drainsource current Ids to flow in accordance with the gate-source voltage Vgs resulting from by the potential difference across the ends of the signal level holding capacitor C1. At this time, when the source voltage Vs of the transistor TR2 is smaller than the sum of the threshold voltage Vthel of the organic EL element 8 and the cathode voltage Vcat, and the electric current that flows to the organic EL element 8 is small, as shown in FIG. 28, the source voltage Vs of the transistor TR2 increases gradually from a voltage Vs0 in accordance with the drain-source current Ids of the transistor TR2. The voltage Vs0 is represented by the following $_{25}$ equation:

6

four scanning lines and 3×3 wiring patterns of fixed potentials become necessary with respect to one set of red, blue, and green pixels.

As a result, in a display apparatus of the related art using 5 N-channel transistors, there is a problem in that the number of scanning lines and the number of wiring patterns of fixed potentials become large. When the number of wiring patterns becomes large, it is difficult to efficiently arrange pixels at a high density, and it is difficult to manufacture a high-10 definition display apparatus with a high yield.

SUMMARY OF THE INVENTION

The present invention has been made in view of the above 15 points. It is desirable to provide a display apparatus capable of reducing the number of scanning lines and the number of wiring patterns of fixed potentials when compared to a known case. According to an embodiment of the present invention, there is provided a display apparatus including: a pixel unit in which pixels are arranged in a matrix pattern; and a driving circuit for driving the pixel unit. Each of the pixels includes a signal level holding capacitor and a first transistor that is turned on/off in response to a writing signal, through which one end of the signal level holding capacitor is connected to a signal line. A second transistor having one end of the signal level holding capacitor connected to a gate thereof, and the other end of the signal level holding capacitor connected to a source thereof. A current-driven self-light-emitting element whose cathode is held at a cathode potential and its anode connected to the source of the second transistor. A third transistor is turned on/off in response to a driving pulse signal, through which the drain of the second transistor is connected to a power-supply 35 voltage. A fourth transistor is turned on/off in response to a control signal, and sets the other end of the signal level holding capacitor to a first fixed potential. The driving circuit outputs the writing signal, the driving pulse signal, and the control signal, sequentially setting the signal level of the signal line to a signal level corresponding to the grayscale level of each pixel connected to the signal line, with the period of a second fixed potential in between, sequentially repeating cyclical settings of the first to fifth periods and drives the pixel unit. In the first period, the first and fourth transistors are set to an off state, and the third transistor is set to an on state in response to the writing signal, the driving pulse signal, and the control signal, driving the self-lightemitting element by using the second transistor on the basis of an electric current value in accordance with a gate-source voltage resulting from a potential across the ends of the signal level holding capacitor, so as to cause the self-lightemitting element to emit light. The second period sets the third transistor to an off state so as to cause the self-lightemitting element to stop light emission in response to the driving pulse signal The third period sets the fourth transistor to an on state in response to the control signal in order to set the other end of the signal level holding capacitor to the first fixed potential, setting the first transistor to an on state in response to the writing signal, and sets one end of the signal level holding capacitor to the second fixed potential. The fourth period, during the period of time in which the second fixed potential is repeated a plurality of times in the signal line, the first fourth transistors are set to an on state and an off state in response to the writing signal and the control signal, respectively During the period of time in which the signal level of the signal line is set to the second fixed potential, the third transistor is set to an on state in

$Vs0=Vofs-Vth+((C1+C2)/(Cel+C1+C2))\times(Vsig-Vofs)$ (3)

The rate of increase of the source voltage Vs depends on 30 the mobility μ of the transistor TR2. Cases in which the mobility is large and the mobility is small are indicated by reference characters Vs1 and the Vs2, respectively, and it can be seen that the larger the mobility, the greater the rate of increase of the source voltage Vs. As a result, in the pixel 23, only during the fixed period T5, in a state in which the transistor TR1 is kept set to an on state, the transistor TR3 is set to an on state, and variations in the light-emission luminance due to variations in the mobility, which is one of the characteristics of the transistor 40 TR2, are prevented. Thereafter, as shown in FIG. 21, in the pixel 23, the transistor TR1 is set to an off state, and the organic EL element 8 is driven in accordance with the threshold voltage Vth and the gate-source voltage Vgs that is set by correcting 45 the mobility μ . As a result, the source voltage Vs of the transistor TR2 increases as a result of the transistor TR1 being turned off up to a voltage at which the drain-source current Ids of the transistor TR2 flows to the organic EL element 8, and the organic EL element 8 starts to emit light. 50 In consequence, the gate voltage Vg of the transistor TR2 also increases.

According to the configuration shown in FIG. 19, it is possible to prevent a decrease in the light-emission luminance due to changes over time of the organic EL element 55 8, and it is possible to prevent variations in the lightemission luminance due to variations in the characteristics of the transistor TR2. However, in the case of the configuration shown in FIG. 19, regarding one pixel 23, it is necessary to provide one 60 signal line SIG, four scanning lines responsive to control signals AZ2 and AZ1, a driving pulse signal DS, and a writing signal WS, and four wiring patterns of fixed potentials Vcc, Vofs, Vss, and Vcat. Here, the electrode of the fixed potential Vcat is formed on the entire panel by vapor 65 deposition. Therefore, even if scanning lines are used in common at red, blue, and green pixels, wiring patterns of

7

response to the driving pulse signal so as to set the potential difference across the ends of the signal level holding capacitor to a voltage approximately equal to a threshold voltage of the second transistor. In the fifth period, in response to the writing signal, the first transistor is set from an on state to an ⁵ off state, and sets the signal level of the signal line in one end of the signal level holding capacitor.

According to the configuration of the embodiment of the present invention, the gate voltage of the second transistor for driving a self-light-emitting element is set to a fixed potential, and variations in the light-emission luminance due to variations in the threshold voltage of the second transistor are corrected, making it possible to supply the fixed potential from the signal line side. As a result, it is possible to omit $_{15}$ wiring patterns for separately supplying a fixed potential and scanning lines of a control signal for controlling the setting of the fixed potential to the second transistor. As a result, it is possible to reduce the number of scanning lines and the number of wiring patterns for fixed potentials in comparison 20 with a known case. According to the embodiment of the present invention, it is possible to reduce the number of scanning lines and the number of wiring patterns of fixed potentials in comparison with a known case.

8

FIG. 20 is a timing chart of the display apparatus shown in FIG. 19;

FIG. **21** is a connection diagram showing the setting of a pixel during a period T1 in FIG. **20**;

FIG. 22 is a connection diagram showing the setting of a pixel during a period T2 in FIG. 20;

FIG. 23 is a connection diagram showing the setting of a pixel during a period T3 in FIG. 20;

FIG. **24** is a connection diagram showing the continuation of FIG. **23**;

FIG. **25** is a characteristic curve diagram illustrating the correction of a threshold voltage;

FIG. **26** is a connection diagram showing the setting of a pixel during a period T**4** in FIG. **20**;

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a block diagram allowing a display apparatus according to a first embodiment of the present invention;

FIG. 2 is a timing chart of the display apparatus shown in FIG. 1;

FIG. **3** is a connection diagram showing the setting of a pixel during a period T**11** in FIG. **2**;

FIG. 4 is a connection diagram showing the setting of a 35 device i

FIG. **27** is a connection diagram showing the setting of a pixel during a period T**5** in FIG. **20**;

FIG. **28** is a characteristic curve diagram illustrating the correction of a mobility;

FIG. **29** is a sectional view showing the device configuration of a display apparatus according to an embodiment of the present invention;

FIG. **30** is a plan view showing the module configuration of a display apparatus according to an embodiment of the present invention;

FIG. **31** is a perspective view showing a television set including a display apparatus according to an embodiment of the present invention;

FIG. 32 is a perspective view showing a digital still camera including a display apparatus according to an
³⁰ embodiment of the present invention;

FIG. **33** is a perspective view showing a notebook personal computer including a display apparatus according to an embodiment of the present invention;

FIG. 34 is a schematic view showing a portable terminal ang of a 35 device including a display apparatus according to an embodiment of the present invention; and FIG. 35 is a perspective view showing a video camera including a display apparatus according to an embodiment of the present invention.

pixel during a period T12 in FIG. 2;

FIG. 5 is a connection diagram showing the setting of a pixel during a period T13 in FIG. 2;

FIG. 6 is a connection diagram showing the setting of a pixel during a period T14 in FIG. 2; 40

FIG. 7 is a connection diagram showing the subsequent setting in FIG. 6;

FIG. 8 is a connection diagram showing the subsequent setting in FIG. 7;

FIG. 9 is a characteristic curve diagram illustrating the 45 detail correction of a threshold voltage; First 3

FIG. 10 is a connection diagram showing the setting of a pixel during a period T15 in FIG. 2;

FIG. **11** is a connection diagram showing the subsequent setting in FIG. **10**;

FIG. **12** is a characteristic curve diagram illustrating the correction of a mobility;

FIG. **13** is a block diagram showing a display apparatus according to a second embodiment of the present invention;

FIG. **14** is a timing chart of the display apparatus shown 55 in FIG. **13**;

FIG. 15 is a block diagram showing a display apparatus

DESCRIPTION OF THE PREFERRED EMBODIMENTS

Embodiments of the present invention will be described in detail below.

First Embodiment

FIG. 1, in contrast with FIG. 19, is a block diagram showing a display apparatus according to a first embodiment of the present invention. In a display apparatus 31, compo-50 nents having the same configuration as those components of the display apparatuses 1, 11, and 21 described with reference to FIGS. 15, 19, and so on, are designated with the same reference numerals, thus duplicate descriptions thereof are omitted. All the transistors of the display apparatus 31 are formed by N-channel transistors, a pixel unit 32, a horizontal driving circuit 35, and a vertical driving circuit 34 on a glass substrate, which is a transparent insulating substrate with an amorphous silicon process. Here, the horizontal driving circuit 35 sequentially trans-60 fers a predetermined sampling pulse in accordance with a clock by using a horizontal selector (HSEL) 35A in order to generate a timing signal, and sets each signal line SIG to a signal level of an input signal S1 by using the timing signal as a reference. At this time, as shown in FIG. 2, during an 65 approximately first half period of one horizontal scanning period (1H), the signal level of the signal line SIG is set to a predetermined fixed potential Vofs in the pixel 23,

of the related art;

FIG. **16** is a block diagram showing in detail the display apparatus shown in FIG. **15**;

FIG. **17** is a characteristic curve diagram showing changes over time of an organic EL element;

FIG. **18** is a block diagram showing a case in which N-channel transistors are used in the configuration shown in FIG. **15**;

FIG. **19** is a block diagram showing a display apparatus of the related art in which N-channel transistors are used;

9

described with reference to FIG. 19. During approximately the second half of one horizontal scanning period, the signal level of the signal line SIG is sequentially set to a signal level Vsig corresponding to the gray-scale level of a pixel 33 connected to each signal line SIG (part (A) of FIG. 2). In 5 FIG. 2, a reference character of a transistor that is turned on/off in accordance with a corresponding signal is shown for each signal.

In association with the configuration of the horizontal driving circuit 35, a control signal generation circuit (AZ2) 10 in the vertical driving circuit 34 for outputting a control signal AZ2 related to the control of the fixed potential Vofs is omitted. A write scanning circuit (WSCN) 34A, a drive scanning circuit (DSCN) 34B, and a control signal generation circuit 34D generate a writing signal WS, a driving 15 pulse signal DS, and a control signal AZ2, respectively. The pixel unit 32 is formed in such a manner that pixels 33 are arranged in a matrix pattern. In the pixel 33, one end of the signal level holding capacitor C1 is connected to the anode of the organic EL element 8, and the other end of the 20 signal level holding capacitor C1 is connected to the signal line SIG via the transistor TR1 that is turned on/off in accordance with the writing signal WS. As a result, in the pixel 33, the voltage at the other end of the signal level holding capacitor C1 is set to the signal level of the signal 25 line SIG in accordance with the writing signal WS. In the pixel 33, one end of the signal level holding capacitor C1 is connected to the source and the other end thereof is connected to the gate of the transistor TR2, and the drain of the transistor TR2 is connected to a power supply 30 Vcc via a transistor TR3 that is turned on/off in accordance with the driving pulse signal DS. As a result, in the pixel 33, the transistor TR2 drives the organic EL element 8 of a source follower circuit in which the gate potential is set to the signal level of the signal line SIG. Furthermore, in the pixel 33, the terminal voltage of the signal level holding capacitor C1 on the organic EL element 8 side is connected to a fixed potential Vini via a transistor TR5 that is turned on/off in accordance with a control signal AZ2. As shown in FIG. 3, during a light-emission period T11 in which the organic EL element 8 emits light, in the pixel 33, the signal levels of the writing signal WS and the control signal AZ2 (parts (B) and (C) of FIG. 2) are made to fall, so that the transistors TR1 and TR5 are set to an off state. 45 Furthermore, the signal level of the driving pulse signal DS (part (D) of FIG. 2) is made to rise, so that the transistor TR3 is set to an on state. In this state, the pixel 33 has been set so that the transistor TR2 operates in a saturated area. As a result, in the pixel 33, a constant current circuit that 50 in which light emission is stopped. varies with a gate-source voltage Vgs resulting from by the potential difference across the ends of the signal level holding capacitor C1 is formed by the transistor TR2 and the signal level holding capacitor C1, and the organic EL element 8 is made to emit light in accordance with a 55 drain-source current Ids determined by the gate-source voltage Vgs. As a result, in the display apparatus **31**, a decrease in the luminance due to changes over time of the organic EL element 8 is prevented. Here, the drain-source current Ids is represented by equation (1). In the pixel 33, when the light-emission period T11 ends, in the subsequent fixed period T12, the signal level of the driving pulse signal DS is made to fall, and as a result, the transistor TR3 is set to an off state, as shown in FIG. 4. As a result, during the period T12, the supply of the power from 65the power supply Vcc to the transistor TR2 is stopped, and the organic EL element 8 stops light emission. The source

10

voltage Vs of the transistor TR2 is made to fall to a voltage Vcat+Vthel such that the threshold voltage Vthel of the organic EL element 8 is added to the cathode potential Vcat of the organic EL element 8.

In the pixel 33, during the subsequent period T13, the control signal AZ2 is made to rise and, as shown in FIG. 5, the transistor TR5 is set to an on state. As a result, in the pixel 33, the terminal voltage of the signal level holding capacitor C1 on the transistor TR5 side is set to the fixed potential Vini. Here, the fixed potential Vini is set in such a manner that the relation Vini≤Vthel+Vcat holds between the cathode potential Vcat of organic EL element 8 and the threshold voltage Vthel of the organic, EL element 8. As a result, during the period T13, the fixed potential Vini is set so that the organic EL element 8 stops light emission. In the pixel 33, during the subsequent period T14, the writing signal WS is made to rise during the period of time in which the signal level of the signal line SIG is set to the potential Vofs and, as shown in FIG. 6, the transistor TR1 is set to an on state. As a result, in the pixel 33, the terminal voltage of the signal level holding capacitor C1 on the transistor TR2 side is set to the signal level Vofs of the signal line SIG. Next, in the pixel 33, during the period T15, the signal level of the control signal AZ2 is made to fall, so that the transistor TR5 is set to an off state. During the time from when the writing signal WS is made to rise to set the transistor TR1 to an on state until the transistor TR5 is set to an off state, the above is performed during the period of time in which the signal level of the signal line SIG has been set to the potential Vofs. Next, in the pixel 33, at the timing at which the period of time in which the signal level of the signal line SIG has been set to the fixed potential Vofs starts, which is a timing preceding by a predetermined number of 35 horizontal scanning periods from the time at which the light-emission period T11 starts, the driving pulse signal DS is made to rise and, as shown in FIG. 7, the transistor TR3 is set to an on state. As a result, in the pixel 33, the source voltage Vs of the transistor TR2 increases gradually such 40 that the potential difference across the ends of the signal level holding capacitor C1 becomes a threshold voltage Vth of the transistor TR2. In the state shown in FIG. 7, the pixel 33 is held at Vel≤Vcat+Vthel and is set to a voltage at which a very small electric current compared with the drain-source current Ids of the transistor TR2 flows. Therefore, the drain-source current. Ids of the transistor TR2 is used to charge the signal level holding capacitor C1 and the capacitance of the organic EL element 8, and the organic EL element 8 is held in a state Next, in the pixel 33, at the timing at which the signal level of the signal line SIG rises to the signal level Vsig corresponding to the gray-scale level, the signal level of the driving pulse signal DS is made to fall. As a result, as shown in FIG. 8, the transistor TR3 is set to an off state, and the gate voltage Vg of the transistor TR2 rises from the voltage Vofs to the signal level Vsig corresponding to the gray-scale level of the pixel preceding by a predetermined number of lines. Also, in this case, the pixel 33 is held at Vel≤Vcat+Vthel, and the organic EL element 8 is held in a state in which light emission is stopped. Changes in the source voltage Vs of the transistor TR2 at this time are represented by the following equation:

 $\Delta Vs = ((C1+C2)/(Cel+C1+C2)) \times (Vsig-Vofs)$ (4)After a fixed time has passed, the signal level of the signal line SIG is again set to the fixed potential Vofs and is input

(5)

11

to the gate of the transistor TR2. In this case, changes in the source voltage Vg of the transistor TR2 are represented by the following equation:

$\Delta Vs = ((C1+C2)/(Cel+C1+C2)) \times (Vofs-Vsig)$

In the pixel 33, the state shown in FIG. 7 where the signal level of the driving pulse signal DS is made to rise, and the state shown in FIG. 8 where the signal level of the driving pulse signal DS is made to fall, are repeated a predetermined number of times. The source voltage Vs of the transistor 1 TR2 is made to gradually rise, and the potential difference across the ends of the signal level holding capacitor C1 is set to the threshold voltage Vth of the transistor TR2. As a result, the anode potential Vel of the organic EL element 8 is set to Vel=Vofs−Vth≤Vcat+Vthel. As a result, in the example shown in FIG. 2, during periods TA, TB, and TC, the potential difference across the ends of the signal level holding capacitor C1 is set to the threshold voltage Vth of the transistor TR2. FIG. 9 is a characteristic curve diagram showing changes in the source 20 voltage Vs of the transistor TR2 when the signal level of the signal line SIG is held at the fixed potential Vofs for a long time. Eventually, the gate-source voltage Vgs of the transistor TR2 becomes a voltage Vth. As a result, the display apparatus **31** is set so that the states shown in FIGS. **7** and 25 8 are repeated a sufficient number of times to set the potential difference across the ends of the signal level holding capacitor C1 to the threshold voltage Vth of the transistor TR2. In the manner described above, in the pixel **33**, when the 30 threshold voltage Vth of the transistor TR2 is set in the signal level holding capacitor C1, in the subsequent period T16, the signal level of the writing signal WS is made to fall during the period of time in which the signal level of the signal line SIG has been set to the signal level Vsig of the 35 corresponding pixel. As a result, as shown in FIG. 10, the signal level of the signal line SIG when the transistor TR1 has been set to an on state just before is sampled and held by the signal level holding capacitor C1. Also, in this case, although the gate-source voltage Vgs of 40 the transistor TR2 is, to be accurate, represented by equation (2), the gate-source voltage is set to the voltage Vsig+Vth with sufficient accuracy for practical use if the parasitic capacitance Cel of the organic EL element 8 is greater than the capacitance of the signal level holding capacitor C1 and 45 the gate-source capacitance C2 of the transistor TR2. Furthermore, next, the signal level of the driving pulse signal DS is made to rise and, as shown in FIG. 3, the light-emission period T11 is restarted. Here, during the period T15, the driving pulse signal DS is made to rise before the writing signal WS is made to fall so that, as shown in FIG. 11, during the period of time in which the signal level of the signal line SIG has been set to the signal level corresponding to the gray-scale level of the pixel, both the transistors TR1 and TR2 are set to an on state, 55 and variations in the mobility of the transistor TR2 are corrected. That is, in the state shown in FIG. 11, the source voltage Vs (Vs1, Vs2) of the transistor TR2 changes in accordance with the mobility of the transistor TR2, as shown in FIG. 12. 60As a result, variations in the mobility of the transistor TR2 are corrected. In FIG. 12, Vs1 and Vs2 indicate a case in which the mobility is large and a case in which the mobility is small, respectively. Operation of the Embodiment

12

vertical driving circuit 34, the signal levels of the signal lines SIG are set in the pixels 33 of the pixel unit 32 in sequence in units of lines. Also, each pixel 33 emits light in accordance with the set signal level, and a desired image is displayed by the pixel unit 32.

That is, in the display apparatus **31**, the transistor TR1 is set to an on state and, as a result, the signal level of the signal line SIG is set in the signal level holding capacitor C1. Furthermore, the transistors TR1 and TR5 are set to an off state, and also the transistor TR3 is set to an on state, so that the transistor TR2 causes the organic EL element 8 to emit light on the basis of the voltage set in the signal level holding capacitor C1 (FIG. 2, the period T11). In the display apparatus 31, one end of the signal level 15 holding capacitor C1 is connected to the gate and the other end thereof is connected to the source of the transistor TR2 for driving the organic EL element 8, and the source of the transistor TR2 is connected to the anode of the organic EL element 8, thereby forming the pixel 33. As a result, in the display apparatus 31, after the signal level of the signal line SIG is set in the signal level holding capacitor C1, the organic EL element 8 is driven on the basis of the gatesource voltage Vgs resulting from the potential difference across the ends of the signal level holding capacitor C1. Even when all the transistors constituting the display apparatus 31 are formed by N-channel transistors, it is possible to prevent a decrease in the light-emission luminance due to changes over time of the organic EL element 8. In comparison, when the light emission of the organic EL element 8 is to be stopped and the signal level of the signal line SIG is to be set in the signal level holding capacitor C1, under the on/off control of the transistors TR1, TR3, and TR5, the source voltage Vs and the gate voltage Vg of the transistor TR2 for driving the organic EL element 8 are temporarily set to the fixed potentials Vss and Vofs, respectively. Thereafter, the source voltage Vs is made to rise gradually, and the potential difference across the ends of the signal level holding capacitor C1 is set to the threshold voltage Vth of the transistor TR2 (periods TA, TB, and TC). Thereafter, the signal level Vsig of the signal line SIG is set in the signal level holding capacitor C1 and, as a result, variations in the light-emission luminance due to variations in the threshold voltage Vth, which is one of the characteristics of the transistor TR2, are prevented. However, when fixed potentials Vss and Vofs are set in the gate and the source of the transistor TR2, respectively, three wiring patterns of fixed potentials including the powersupply voltage Vcc are necessary to set the threshold voltage Vth of the transistor TR2 in the signal level holding capacitor C1. The wiring pattern of the cathode voltage Vcat of the organic EL element 8 is excluded (FIG. 19). Furthermore, the number of scanning lines becomes large. Therefore, in the display apparatus **31**, the signal levels of the signal lines are sequentially set to a signal level indicating the gray-scale level of each pixel with the fixed potential Vofs in between, and the writing signal WS and the driving pulse signal DS are set so as to correspond to the setting of the signal lines. As a result, when the threshold voltage Vth of the transistor TR2 is to be set in the signal level holding capacitor C1, the gate side of the transistor TR2 is set to the fixed potential Vofs via the signal line SIG. As a result, in the display apparatus 31, a wiring pattern for a fixed potential Vofs to be supplied to the gate side of the transistor TR2 can be omitted, and the number of wiring 65 patterns can be reduced in comparison with a known case. Furthermore, the transistor TR4 related to the fixed potential and the control signal AZ1 for controlling the on/off states

In the above configuration, in the display apparatus 31 (FIG. 2), as a result of driving the scanning lines by the

13

of the transistor TR4 can be omitted. As a result, the number of scanning lines can be reduced, and furthermore the configuration of each pixel 33 can be simplified. As a result, in the display apparatus 31, it is possible to efficiently arrange pixels 33 at a high density and to provide a high- 5 definition display apparatus at a high yield.

As a result, in the display apparatus 31, in order that the setting of the first to fifth periods are cyclically repeated, each pixel 33 of the pixel unit 32 is driven by the horizontal driving circuit 35 and the vertical driving circuit 34. During the light-emission period T11, which is a first period, the transistors TR1 and TR3 are set to an off state and an on state in accordance with the writing signal WS and the driving pulse signal DS, respectively. Then, the transistor TR2 drives the organic EL element 8 in accordance with an 15 Second Embodiment electric current value corresponding to the gate-source voltage Vgs resulting from by the potential difference across both ends of the signal level holding capacitor C1 in order to cause the organic EL element 8 to emit light. During the subsequent second period T12, the transistor 20TR3 is set to an off state in response to the driving signal DS, and the light emission of the organic EL element 8 is stopped. Furthermore, during the subsequent third period T13, the transistor TR5 is set to an on state in accordance with the 25 control signal AZ2, and the other end of the signal level holding capacitor C1 is set to the fixed potential Vini. During the subsequent fourth period T14, the transistor TR1 is set to an on state in response to the writing signal WS, and one end of the signal level holding capacitor C1 is set 30to the fixed potential Vofs. Furthermore, during the period of time in which the predetermined fixed potential Vofs is repeated a plurality of times in the signal line SIG, the transistor TR1 is set to an on state in response to the writing signal WS. During the period of each fixed potential Vofs, 35 display apparatus 41 can be configured to be a so-called the driving pulse signal DS is made to rise, and the potential difference across a ends of the signal level holding capacitor C1 is set to a voltage that is approximately equal to the threshold voltage Vth of the transistor TR2. This makes it possible to prevent variations in the light-emission lumi- 40 nance in each pixel. As a result, in the display apparatus, the voltage between the terminals of the signal level holding capacitor C1 is gradually brought closer to the threshold voltage Vth of the transistor TR2 so that even if the wiring patterns related to 45 the fixed potential Vofs and the transistor TR4 (FIG. 19) are omitted, it is possible to reliably set the threshold voltage Vth of the transistor TR2 in the signal level holding capacitor C1 in order to prevent variations in the light-emission luminance. During the subsequent fifth period T15, the transistor TR1 is set from an on state to an off state in response to the writing signal WS, and the signal level Vsig of the signal line SIG is set in one end of the signal level holding capacitor C1. Thereafter, the transistor TR3 is set to an on 55 state in response to the driving pulse signal DS.

14

the signal line SIG side. As a result, it is possible to reduce the number of scanning lines and the number of wiring patterns of fixed potentials in comparison with a known case.

Furthermore, after the transistor TR3 is set to an on state in response to the driving pulse signal DS, the transistor TR1 is set to an off state in response to the writing signal WS after a predetermined period of time passes. As a result, it is possible to prevent variations in the light-emission luminance due to variations in the mobility of the transistor TR2. By forming all the transistors of the pixel circuit and the driving circuit by N-channel transistors on an insulating substrate with an amorphous silicon process, it is possible to

manufacture a display apparatus with simple and easy steps.

FIG. 13, in contrast with FIG. 1, is a block diagram showing a display apparatus according to a second embodiment of the present invention. A display apparatus 41 is configured in the same manner as the display apparatus 31 according to the first embodiment except that the configuration for the control signal AZ2 differs.

In the display apparatus 41, a control signal generation circuit is omitted in a vertical driving circuit 44, and a control signal AZ2 is generated by a write scanning circuit **44**A. Here, as shown in FIG. **14**, the write scanning circuit **44**A outputs, as a control signal AZ2, a writing signal WS2 to be output to the pixel 33 preceding by a plurality of lines through the wiring to the scanning lines of the pixel unit 32. Therefore, a writing signal WS for one line is output as a writing signal from the write scanning circuit 44A to the corresponding pixel 33, and also, is output as a control signal AZ2 to the pixel 33 preceding by a plurality of lines.

As a result, in the display apparatus 41, the configuration of the vertical driving circuit 44 is simplified. Thus, the

During the period T15, if the driving pulse signal DS is made to rise before the writing signal WS is made to fall, it is possible to prevent variations in the light-emission luminance due to variations in the mobility of the transistor TR2. 60Advantages of the Embodiments According to the above-described configuration, the gate voltage Vg of the transistor TR2 for driving the lightemitting element 8 is set to the fixed potential Vofs, and variations in the light-emission luminance due to variations 65 equation: in the threshold voltage Vth of the transistor TR2 are corrected, so that the fixed potential Vofs is supplied from

narrow frame.

In the manner described above, the writing signal WS2 to be output to the pixel 33 preceding by a plurality of lines is used as a control signal AZ2. In the vertical driving circuit 44, in order that the control signal AZ2 and the writing signal WS do not rise simultaneously during the period of time in which the signal level of the signal line SIG is held at the signal level Vsig corresponding to the pixel 33, the signal level of the writing signal WS is made to rise during the period of time in which the signal level of the signal line SIG has been set to the fixed potential Vofs. Thereafter, for a fixed period of time, the signal level of the writing signal WS is made to fall during the period of time in which the signal level of the signal line SIG is held at the signal level Vsig 50 corresponding to the pixel **33**.

As a result, in the display apparatus 41, the transistor TR1 is made so as not to be turned on in a state in which the transistor TR5 has been set to an on state in response to the control signal AZ2, thereby preventing variations in the gate-source voltage Vgs of the transistor TR2 in accordance with the signal level Vsig corresponding to the pixel of the signal line SIG. That is, when the transistor TR1 is turned on in a state in which the transistor TR5 has been set to an on state in response to the control signal AZ2, the gate voltage of the transistor TR2 is charged to a signal level Vsig different for each pixel. When the signal level of the signal line SIG reaches the fixed potential Vofs next, the gate-source voltage Vgs of the transistor TR2 is represented by the following

 $Vgs=Vofs-Vini+((C1+C2)/(Cel+C1+C2))\times(Vofs-$ Vsig)

15

Therefore, in this case, the voltage between the terminals of the signal level holding capacitor C1 immediately before the threshold voltage Vth of the transistor TR2 that is set in the signal level holding capacitor C1 is varied in accordance with the signal level Vsig of the signal line SIG.

More specifically, when the signal level Vsig of the signal level SIG is a low voltage on the black side, the voltage (Vsig–Vofs) in equation (6) may take a negative value. In this case, the gate-source voltage Vgs of the transistor TR2 becomes a voltage lower than the voltage (Vofs-Vss). 10 Therefore, even if the fixed potential Vofs has been set so that (Vofs–Vss)>Vth, when the setting of the threshold voltage Vth of the signal level holding capacitor C1 is started, the gate-source voltage Vgs of the transistor TR2 becomes smaller than or equal to the threshold voltage Vth. 15 Therefore, it is difficult to correctly set the threshold voltage Vth in the signal level holding capacitor C1. As a result, the gate-source voltage Vgs of the transistor TR2 in accordance with the signal level Vsig corresponding to the pixel of the signal line SIG varies. According to the configuration shown in FIG. 13, by using the writing signal WS2 to be output to the pixel 33 preceding by a plurality of lines as a control signal AZ2, it is possible to simplify the configuration of the vertical driving circuit. At this time, during the period of time in which the signal level of the signal line SIG is held at the signal level Vsig corresponding to the pixel 33, the writing signal WS is generated so that the control signal AZ2 and the writing signal WS do not rise simultaneously. As a result, it is 30 possible to reliably set the threshold voltage Vth of the transistor TR2 in the signal level holding capacitor in order to reliably prevent variations in the light-emission luminance due to variations in the threshold voltage Vth. Third Embodiment In the above-described embodiments, a case in which light-emitting elements using an organic EL element are driven with electric current has been described. The present invention is not restricted to such a case and can be widely applied to a display apparatus using various current-driven 40 light-emitting elements. A display apparatus according to an embodiment of the present invention has a thin-film device configuration as shown in FIG. 29. FIG. 29 shows a schematic crosssectional structure of a pixel formed on an insulating sub- 45 strate. As shown in FIG. 29, the pixel includes a transistor unit (one TFT is shown as an example) including a plurality of thin-film transistors, a capacitance unit, such as a holding capacitance, and a light-emission unit, such as an organic EL element. The transistor unit and the capacitance unit are 50 formed on a substrate with a TFT process, and the lightemission unit, such as an organic EL element, is laminated thereon. A transparent opposing substrate is bonded thereon via a bonding agent so as to be formed as a flat panel.

16

pixel array unit, for example, a FPC (flexible printed circuit) may be provided in the display module.

The display apparatus according to any of the abovedescribed embodiments of the present invention has a flat panel shape and can be applied to displays of various electronic apparatuses, more specifically, displays of electronic apparatuses of various fields for displaying video signals input to or generated by the apparatus in a form of image or video. Examples of such electronic apparatuses include a digital camera, a notebook personal computer, a mobile phone, and a video camera. Hereinafter, these examples are described.

FIG. 31 shows a television set to which the display apparatus according to any of the embodiments of the present invention is applied. The television set includes a video display screen 11 formed of a front panel 12, a filter glass 13, and the like. The television set is manufactured by using the display apparatus according to any of the embodiments of the present invention as the video display screen 20 **11**. FIG. 32 shows a digital camera to which the present invention is applied. The upper part is a front view, and the lower part is a back view. The digital camera includes an image-capturing lens, a light-emission unit 15 for flash, a 25 display unit 16, a control switch, a menu switch, a shutter 19, and the like. The digital camera is manufactured by using the display apparatus according to any of the embodiments of the present invention as the display unit 16. FIG. 33 shows a notebook personal computer to which the display apparatus according to any of the embodiments of the present invention is applied. A main unit 20 of the notebook personal computer includes a keyboard 21 that is operated to input characters and so on. A main unit cover includes a display unit 22 for displaying images. The note-35 book personal computer is manufactured by using the display apparatus according to any of the embodiments of the present invention as the display unit 22. FIG. 34 shows a portable terminal device to which the display apparatus according to any of the embodiments of the present invention is applied. The left part shows an open state, and the right part shows a closed state. The portable terminal device includes an upper casing 23, a lower casing 24, a connection unit (hinge unit) 25, a display unit 26, a subdisplay unit 27, a picture light 28, a camera 29, and the like. The portable terminal device is manufactured by using the display apparatus according to any of the embodiments of the present invention as the display unit 26 and the subdisplay unit 27. FIG. 35 shows a video camera to which the display apparatus according to any of the embodiments of the present invention is applied. The video camera includes a main unit 30, a lens 34 for capturing an image data subject, which is provided on the side facing the front side, an image-capturing start/stop switch 35, a monitor 36, and the like. The video camera is manufactured by using the display apparatus according to any of the embodiments of the present invention as the monitor 36. It should be understood by those skilled in the art that various modifications, combinations, subcombinations and alterations may occur depending on design requirements and other factors insofar as they are within the scope of the appended claims or the equivalents thereof.

As shown in FIG. **30**, the display apparatus according to 55 the embodiment of the present invention includes a flat module-shaped display apparatus. For example, on an insulating substrate, a pixel array unit in which pixels formed of an organic EL element, a thin-film transistor, a thin-film capacitance, and the like are integrated in a matrix pattern is 60 provided. A bonding agent is applied in such a manner as to surround the pixel array unit (pixel matrix unit), and an opposing substrate, such as glass, is bonded thereon, thereby forming a display module. A color filter, a protective film, a light-shielding film, and the like may be provided on the 65 transparent opposing substrate as necessary. As a connector for inputting or outputting signals from the outside to the

What is claimed is:[1. A display apparatus comprising:a pixel unit in which pixels are arranged in a matrix pattern; and a driving circuit for driving the pixel unit,

5

25

17

wherein each of the pixels includes

a capacitor;

a first transistor that is turned on/off in response to a writing signal and via which one end of the capacitor is connected to a signal line;

a second transistor;

- a light-emitting element which is connected to the second transistor;
- a third transistor that is turned on/off in response to a driving pulse signal and via which the drain of the second transistor is connected to a power-supply voltage; and
- a fourth transistor that is turned on/off in response to a

18

second transistor is electrically connected to the other end of the signal level holding capacitor.

7. The display apparatus according to claim 3, wherein the driving circuit includes a vertical driving circuit and a horizontal driving circuit.

8. The display apparatus according to claim 7, wherein the vertical driving circuit is configured to output the writing signal, the driving pulse signal, and the control signal.

9. The display apparatus according to claim 7, wherein 10 the horizontal driving circuit is configured to sequentially sets the signal level of the signal line to a gray-scale level and the second fixed potential.

10. The display apparatus according to claim 3, wherein:

control signal and that sets the other end of the signal level holding capacitor to a first fixed potential, and wherein the driving circuit sequentially sets the signal level of the signal line to a signal level and a second fixed potential,

wherein during the period of time in which the signal level 20 of the signal line is set to the second fixed potential, sets the third transistor to an on state.]

[2. The electronic apparatus including the display apparatus according to claim 1.]

3. A display apparatus comprising:

a pixel unit in which pixels are arranged in a matrix pattern; and

a driving circuit for driving the pixel unit, wherein each of the pixels includes

a signal level holding capacitor;

a first transistor that is turned on/off in response to a writing signal and via which one end of the signal level holding capacitor is electrically connected to a signal line;

a second transistor;

in a first period, the driving circuit sets the first and fourth transistors to an off state and sets the third transistor to an on state;

in a second period after the first period, the driving circuit sets the third transistor to an off state:

- in a third period after the second period, the driving circuit sets the fourth transistor to an on state and sets the first transistor to an on state;
- in a fourth period after the third period, the driving circuit sets the first transistor to an on state, sets the fourth transistor to an off state, sets the signal level of the signal line to the second fixed potential, and sets the third transistor to an on state; and
- in a fifth period after the fourth period, the driving circuit sets the first transistor to an off state and sets the signal level of the signal line to the signal level potential.

11. The display apparatus according to claim 10, wherein the driving circuit cyclically repeats the first to fifth periods.
12. The display apparatus according to claim 10, wherein, in the fifth period, the driving circuit sets the third transistor to an on state, and sets the first transistor to an off state after
a predetermined period of time passes.

- a light-emitting element which is electrically serially connected to the second transistor:
- a third transistor that is turned on/off in response to a driving pulse signal and via which a drain of the second transistor is electrically connected to a 40 power-supply voltage; and
- a fourth transistor that is turned on/off in response to a control signal and that sets an other end of the signal level holding capacitor and an anode electrode of the light-emitting element to a first fixed 45 potential,
- wherein the driving circuit sequentially sets a signal level of the signal line to a signal level potential and a second fixed potential,
- wherein a cathode electrode of the light-emitting element 50 is electrically connected to a third fixed potential, wherein during a period of time in which the signal level of the signal line is set to the second fixed potential, the driving circuit sets the third transistor to an on state, and 55
- wherein during a period of time in which the third transistor is turned off, the fourth transistor is turned

13. The display apparatus according to claim 10, wherein, in the fourth period, the driving circuit sets the signal level of the signal line to the second fixed potential in a plurality of times.

14. The display apparatus according to claim 3, wherein each of the first transistor, the second transistor, the third transistor, and the fourth transistor is N-channel transistor. 15. The display apparatus according to claim 3, wherein the pixel unit and the driving circuit are arranged on an insulating substrate.

16. The display apparatus according to claim 15, wherein the pixel unit and the driving circuit are formed on the insulating substrate with an amorphous silicon process.

17. The display apparatus according to claim 3, wherein
50 during the period of time in which the signal level of the signal line is set to the second fixed potential, the driving circuit sets the third transistor to an on state so as to set the potential difference across the ends of the signal level holding capacitor to a voltage approximately equal to a
55 threshold voltage of the second transistor.

18. The display apparatus according to claim 3, wherein the signal level potential corresponds to a gray-scale level.
19. The display apparatus according to claim 18, wherein a gate of the second transistor is electrically connected to the one end of the signal level holding capacitor, a source of the second transistor is electrically connected to the other end of the signal level holding capacitor.
20. The display apparatus according to claim 18, wherein: in a first period, the driving circuit sets the first and fourth transistors to an off state and sets the third transistor to an on state;

on two times.

4. The display apparatus according to claim 3, wherein a gate of the second transistor is electrically connected to the 60 one end of the signal level holding capacitor.

5. The display apparatus according to claim 3, wherein a source of the second transistor is electrically connected to the other end of the signal level holding capacitor.
6. The display apparatus according to claim 3, wherein a 65 gate of the second transistor is electrically connected to the one end of the signal level holding capacitor, a source of the

19

in a second period after the first period, the driving circuit sets the third transistor to an off state; in a third period after the second period, the driving circuit sets the fourth transistor to an on state and sets the first transistor to an on state; 5 in a fourth period after the third period, the driving circuit sets the first transistor to an on state, sets the fourth transistor to an off state, sets the signal level of the signal line to the second fixed potential, and sets the third transistor to an on state; and 10 in a fifth period after the fourth period, the driving circuit sets the first transistor to an off state and sets the signal level of the signal line to the gray-scale level.

20

21. The display apparatus according to claim 20, wherein the driving circuit cyclically repeats the first to fifth periods. 15 22. An electronic apparatus including the display apparatus according to claim 3.

*