

# (19) United States (12) **Reissued Patent** Fujimoto

US RE47,659 E (10) **Patent Number:** (45) Date of Reissued Patent: \*Oct. 22, 2019

- MEMORY SYSTEM HAVING HIGH DATA (54)TRANSFER EFFICIENCY AND HOST CONTROLLER
- Applicant: **TOSHIBA MEMORY** (71)**CORPORATION**, Minato-ku (JP)
- Inventor: Akihisa Fujimoto, Yamato (JP) (72)

Field of Classification Search (58)G06F 2213/28

(Continued)

**References** Cited

U.S. PATENT DOCUMENTS

5/1984 Rubinson ...... G06F 13/126 4,449,182 A \*

### (73) Assignee: TOSHIBA MEMORY CORPORATION, Minato-ku (JP)

- This patent is subject to a terminal dis-(\*) Notice: claimer.
- Appl. No.: 15/462,431 (21)
- Filed: Mar. 17, 2017 (22)

#### **Related U.S. Patent Documents**

Reissue of:

(64)	Patent No .:	9,122,630
	Issued:	Sep. 1, 2015
	Appl. No.:	14/588,718
	Filed:	Jan. 2, 2015

U.S. Applications:

Continuation of application No. 14/338,038, filed on (63)Jul. 22, 2014, now Pat. No. 8,959,260, which is a (Continued)

710/60 5,598,568 A \* 1/1997 Frisch ...... G06F 13/1657 712/29

(Continued)

#### FOREIGN PATENT DOCUMENTS

CN 1713164 A 12/2005 CN 1719427 A 1/2006(Continued)

(56)

### OTHER PUBLICATIONS

Office dated Jun. 17, 2014 in Japanese Patent Application No. 2011-086523 (with English translation). (Continued)

### Primary Examiner — William H. Wood (74) Attorney, Agent, or Firm — Oblon, McClelland, Maier & Neustadt, L.L.P.

ABSTRACT (57)

According to one embodiment, the host controller includes

(30)**Foreign Application Priority Data** 

(JP) ...... 2010-212721 Sep. 22, 2010

Int. Cl. (51)(2006.01)G06F 3/00 G06F 13/28 (2006.01)(Continued) U.S. Cl. (52)CPC ...... G06F 13/28 (2013.01); G06F 3/00 (2013.01); G06F 12/1081 (2013.01); G06F 2213/28 (2013.01)

a register set to issue command, and a direct memory access (DMA) unit and accesses a system memory and a device. First, second, third and fourth descriptors are stored in the system memory. The first descriptor includes a set of a plurality of pointers indicating a plurality of second descriptors. Each of the second descriptors comprises the third descriptor and fourth descriptor. The third descriptor includes a command number, etc. The fourth descriptor includes information indicating addresses and sizes of a plurality of data arranged in the system memory. The DMA unit sets, in the register set, the contents of the third descriptor forming the second descriptor, from the head of (Continued)



#### Page 2

the first descriptor as a start point, and transfers data between the system memory and the host controller in accordance with the contents of the fourth descriptor.

8 Claims, 5 Drawing Sheets

#### **Related U.S. Application Data**

continuation of application No. 14/172,995, filed on Feb. 5, 2014, now Pat. No. 8,825,923, which is a continuation of application No. 13/865,754, filed on Apr. 18, 2013, now Pat. No. 8,683,093, which is a continuation of application No. 13/473,212, filed on May 16, 2012, now Pat. No. 8,447,896, which is a continuation of application No. 13/052,147, filed on Mar. 21, 2011, now Pat. No. 8,195,845.

8,447,896	B2 * 5/2013	Fujimoto G06F 13/28
8,683,093	B2 * 3/2014	710/22 Fujimoto G06F 13/28
8,825,923	B2 * 9/2014	710/22 Fujimoto G06F 13/28
8,959,260	B2 * 2/2015	710/22 Fujimoto G06F 13/28
2004/0267979	A1 12/2004	Futral et al. 710/22
2005/0033874	A1* 2/2005	Futral G06F 13/28 710/22
2005/0114561	A1 5/2005	
2005/0289253	A1* 12/2005	Edirisooriya G06F 13/28
		710/22
2006/0080479	A1* 4/2006	Anjo G06F 13/28
		710/22
2006/0288129	A1* 12/2006	Pope G06F 13/28
		710/22
2009/0216937	A1 8/2009	Yasufuku
2010/0017650	A1 1/2010	Chin et al.
2010/0030938	A1 2/2010	Goh
2010/0125698		Fujimoto
2011/0276730	A1 11/2011	Lin et al H04L 49/9015

(51) **Int. Cl.** 

G06F 12/1081	(2016.01
G06F 13/00	(2006.01
G06F 12/10	(2016.01

- (56) **References Cited**

#### U.S. PATENT DOCUMENTS

6,202,107 B1*	3/2001	Collier G06F 13/28
6,697,885 B1*	2/2004	710/22 Goodfellow G06F 13/28
6,782,465 B1*	8/2004	710/22 Schmidt G06F 13/28
, ,		710/22
7,725,638 B2 7,827,331 B2		Zhang et al. Baba et al.
7,912,997 B1*		Murray G06F 13/28
7,712,777 171	5/2011	710/22
8,073,990 B1*	12/2011	Baron G06F 13/28
		710/22
8,195,845 B2*	6/2012	Fujimoto G06F 13/28
		710/22
8,209,446 B2*	6/2012	Go
		710/22

710/52

#### FOREIGN PATENT DOCUMENTS

CN	1811741 A	8/2006
CN	101303677 A	11/2008
CN	100474278 C	4/2009
JP	H06-243083	9/1994
JP	2005-92742	4/2005
JP	2005-157717	6/2005
JP	2005-258783	9/2005
TW	I326824	7/2010
WO	WO 2010/074944 A2	7/2010

#### OTHER PUBLICATIONS

Chen Jiao-yang, "Design of Multi-channel DMA Controller", Nov. 30, 2009, China Computer and Communication vol. 11, (China), pp. 37-38 with English translation.
Office Action dated Mar. 21, 2014 in Taiwan Patent Application No. 100108381 (with English translation).
Office Action dated Oct. 28, 2014 in Japanese Application No. 2011-086523 (w/English translation).
"SD Host Controller Simplified Specification Version 2.00", Section 1.13, "Advanced DMA", SD Specifications Part A2, SD Associa-

tion, Feb. 8, 2007, © 2002-2007, 20 Pages.

\* cited by examiner

#### **U.S.** Patent US RE47,659 E Oct. 22, 2019 Sheet 1 of 5



FIG.1

#### U.S. Patent US RE47,659 E Oct. 22, 2019 Sheet 2 of 5







## **U.S. Patent** Oct. 22, 2019 Sheet 3 of 5 US RE47,659 E





# **U.S. Patent** Oct. 22, 2019 Sheet 4 of 5 US RE47,659 E





## **U.S. Patent** Oct. 22, 2019 Sheet 5 of 5 US RE47,659 E







# FIG.5

### 1

### MEMORY SYSTEM HAVING HIGH DATA TRANSFER EFFICIENCY AND HOST CONTROLLER

Matter enclosed in heavy brackets [] appears in the original patent but forms no part of this reissue specification; matter printed in italics indicates the additions made by reissue; a claim printed with strikethrough indicates that the claim was canceled, disclaimed, or held 10 invalid by a prior post-patent action or proceeding.

#### CROSS-REFERENCE TO RELATED

### 2

the system memory can be transferred by DMA by using a descriptor as a data transfer list.

Unfortunately, conventional DMA algorithm generates an interrupt in order to generate a new system address in the boundary between pages. This disturbs the operation of a CPU. ADMA has been developed in order to eliminate this problem.

ADMA has a function of transferring data to fragmented data areas in the system memory by paging, in accordance with one read/write command of an SD card. Accordingly, ADMA controls data transfer between the host controller and system memory without any interrupt to the CPU by loading the descriptor in the system memory. A host driver controls the issue of a command to the memory card by 15 setting a register set in the host controller, thereby controlling data transfer between the host controller and memory card, and interruption to the CPU has been used. This method poses no problem when the bus performance is low as in a conventional memory. As the bus performance improves and high-speed data transfer becomes possible in recent years, however, the processing of the host driver generates an overhead. Since it is not always possible to continuously use the area of the memory card, a memory command must be divided into a plurality of memory commands. To control command issue to the memory card by the host driver, the host driver must be executed by causing the host CPU to generate an interrupt midway along data transfer. Therefore, it takes a certain time to respond to the interrupt. This deteriorates the performance because of the influence of the waiting time of the driver processing even when using a high-speed bus. Accordingly, demands have arisen for a method of efficiently performing data transfer by making it possible to execute, by DMA, the processing requiring the host driver during data transfer.

### APPLICATIONS

This application is a continuation of and claims the benefit of priority under 35 U.S.C. §120 from U.S. Ser. No. 14/338, 038 filed Jul. 22, 2014, which is a continuation of U.S. Ser. No. 14/172,995 filed Feb. 5, 2014 (now U.S. Pat. No. 8,825,923 issued Sep. 2, 2014), which is a continuation of Ser. No. 13/865,754 filed Apr. 18, 2013 (now U.S. Pat. No. 8,683,093 issued Mar. 25, 2014), which is a continuation of U.S. Ser. No. 13/473,212 filed May 16, 2012 (now U.S. Pat. No. 8,447,896 issued May 21, 2013), which is a continuation of U.S. Ser. No. 13/052,147 filed Mar. 21, 2011 (now U.S. Pat. No. 8,195,845 issued Jun. 5, 2012), and claims the benefit of priority under 35 U.S.C. §119 from Japanese Patent Application No. 2010-212721 filed Sep. 22, 2010, the entire contents of each of which are incorporated herein by 30 reference.

#### FIELD

Embodiments described herein relate generally to a host 35 during data transport

controller and memory system to be applied to, e.g., a  $SD^{TM}$  card, and supporting advanced direct memory access (ADMA).

#### BACKGROUND

Recently, SD cards such as SD memory cards are widely used in, e.g., cell phones and digital still cameras as host devices. This SD card is connected to a host device via a host controller, and the host controller controls data transmission <sup>45</sup> between the host device and SD memory card.

#### BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a schematic view showing the arrangement of a 50 memory system according to an embodiment;

FIG. 2 is a schematic view showing the memory maps of a system memory and memory card;

FIG. 3 is a view showing the structure of a descriptor according to the embodiment;

FIG. 4 is a schematic view showing the arrangement of ADMA shown in FIG. 1; andFIG. 5 is a flowchart showing the operation of ADMA.

#### Embodiment

In general, according to one embodiment, a memory 40 system includes a host controller and DMA unit. The host controller includes a register set configured to control command issue to a device, and a direct memory access (DMA) unit configured to access a system memory, and controls transfer between the system memory and the device. First, second, third and fourth descriptors are stored in the system memory. The first descriptor includes a set of a plurality of pointers indicating a plurality of second descriptors. Each of the second descriptors comprises the third descriptor and fourth descriptor. The third descriptor includes a command number, a command operation mode, and an argument as information necessary to issue a command to the device, and a block length and the number of blocks as information necessary for data transfer. The fourth descriptor includes information indicating addresses and sizes of a plurality of 55 data arranged in the system memory. The ADMA unit sets, in the register set, the contents of the third descriptor forming the second descriptor, from the head of the first descriptor as a start point, and loads and transfers data from the system memory in accordance with the contents of the 60 fourth descriptor. The embodiment will be explained below with reference to the accompanying drawing. The ADMA described below is an ADMA improved by the embodiment. FIG. 1 schematically shows the memory system according to this embodiment. This embodiment makes it possible to issue SD commands by a host controller during DMA transfer by extend-

#### DETAILED DESCRIPTION

A system memory installed in a host device is managed by paging. Therefore, data in the system memory is fragmentarily managed page-by-page.

To efficiently perform data read/write to a memory card, 65 a host controller supports DMA algorithm capable of data transfer managed page-by-page. That is, data fragmented in

### 3

ing a descriptor capable of data transfer of a system memory, thereby reducing the overhead caused by host driver processing.

A system controller **11** shown in FIG. **1** controls interfaces with a CPU 12, system memory 13, and SD controller 14. 5 The system memory 13 stores a host driver 21, descriptor table 22, and data 23. An operating system (OS) secures areas required to store the host driver 21, descriptor table 22, and data 23 in the system memory 13.

The host driver 21 is a driver provided for, e.g., the SD 10 host controller 14 and unique to the OS, and is executed by the CPU 12. The host driver 21 generates the descriptor table 22 before executing ADMA (to be described later). The descriptor table 22 is a list of information necessary for data transfer between the system memory 13 and an SD card, and 15 is described by format which can be interpreted by the SD host controller. The structure of the descriptor table 22 will be described later. The SD host controller 14 has a function of bidirectionally transferring data between the system memory 13 and an SD 20 card by using SD commands. The SD host controller 14 mainly includes a system bus interface circuit **31**, a memory card interface circuit 32, a register set 33 including a plurality of registers, an ADMA 34, and a timer 35. The system bus interface circuit **31** is connected to the 25 system controller **11** via a system bus. The memory card is interface circuit 32 is connectable to SD cards, e.g., an SD memory card 15 and SDIO card 16, via an SD bus interface (not shown). The SD bus interface is not limited to 4-bits type, but can be applied to e.g. UHS (Ultra High Speed)-II 30 using LVDS (Low Voltage Differential Signaling) system. In UHS-II, commands are transferred in packet form. The register set 33 of the SD host controller 14 is classified into a plurality of units (not shown) such as an SD unit, host control unit, interrupt control unit, and ADMA unit. Information such as a command number, command mode, and argument necessary to issue an SD command and information such as a block length and the number of blocks necessary to transfer data are set in the SD command 40 generation unit of the register set 33. When these pieces of information are set, the SD command generation unit issues a command to an SD card. The response unit in the register set 33 receives a response supplied from the SD card in response to the command. The ADMA 34 is a circuit for transferring data between an SD card and the system memory 13 without any intervention of the CPU 12. The ADMA 34 executes data transfer in accordance with contents described in the descriptor table 22 in the system memory 13. The timer 35 detects a timeout error. For example, the timer 35 detects a timeout error if the operation of a read command is not complete within a time set from the issue to the end of the read command. The CPU **12** is notified of this timeout error by an interrupt, and the timeout error is 55 commands, one continuous region of the SD memory card processed by the host driver.

address system memory map. These data are managed by the addresses and data lengths. The data length is variable. Also, the relationship between the physical address and logical address of data stored in the system memory 13 is managed by a page table (not shown).

On the other hand, data stored in the SD memory card 13 are managed for each page (each block) having, e.g., 512 bytes to a few Mbytes, and completely independent of the system memory 13. When data in the system memory 13 is to be stored in the SD memory card 15, therefore, as indicated by an SD physical address memory map, the data in the system memory 13 is stored by a size different from that in the system memory 13. Data in the SD memory card 15 is held in continuous memory area designated for each command and has an address designated by the command. The data length is variable and is designated by the other command.

DMA transfer directly accesses the system memory **13** by the physical address. Accordingly, DMA can be executed by forming a descriptor as a transfer list in the system memory 13.

FIG. 3 shows a descriptor according to this embodiment. This descriptor is formed in the descriptor table 22 of the system memory 13.

The descriptor of this embodiment extends a conventional descriptor and has a hierarchical structure. When using the descriptor of this embodiment, data transfer performed between the system memory 13 and SD memory card 15 by ADMA is completely executable by hardware. This obviates the need to interrupt the host CPU 12 during data transfer. Although an error processing request is notified by an interrupt, no problem arises because the probability of its occurrence is very low.

As shown in FIG. 3, a first descriptor (integrated descripcommand generation unit, response unit, buffer data port 35 tor) is a set of pointers to a plurality of second descriptors

FIG. 2 shows an example of the relationship between

(partial descriptors).

Each second descriptor (partial descriptor) is a pair of a third descriptor (SD command descriptor) and a fourth descriptor (system memory descriptor).

The contents of the third descriptor are formed by information for issuing an SD command. That is, the contents of the third descriptor are formed by, e.g., a command number, a command mode, an argument, and a block length and the number of blocks as information necessary for data transfer. 45 The command mode indicates, e.g., read/write. One SD command is issued by writing the third descriptor in the SD command generation unit of the register set 33 of the SD host controller 14.

The contents of the fourth descriptor (system memory 50 descriptor) are formed by an address indicating the position of each data in the system memory 13, and a length indicating the data length, and indicate a set of a plurality of fragmented data.

Since the third descriptor corresponds to one of read/writ can be designated. As shown in FIG. 2, when the memory region is divided into two or more regions, each of the regions needs the third descriptor. Therefore, the fourth descriptor corresponding to the third descriptor is programmed to the same data length as that of each third descriptor. The first to fourth descriptors each have attribute information Att. Each attribute information Att contains, e.g., information for identifying the type of descriptor, and an end bit indicating the end position of the descriptor. Note that the third descriptor has a format different from that of the other descriptors, so the attribute information Att

paging management of the system memory 13 and SD physical addresses. The system memory **13** is managed by paging for each small area, e.g., a 4-Kbyte area. An appli- 60 cation executed by the host CPU 12 accesses the system memory 13 by a logical address by using a paging function managed by the host CPU 12. As indicated by a logical address system memory map, therefore, data are apparently arranged in a continuous address area. However, positions in 65 the system memory 13 in which data are actually recorded are arbitrary, and fragmented as indicated by a physical

### 5

may be provided in accordance with at least the first command number. Moreover, the attribute information Att may be provided with each line the same as another descriptor. FIG. 4 shows an outline of the arrangement of the ADMA **34**. The ADMA **34** includes a system address controller **34**a, 5

data buffer 34b, SD command controller 34c, and buffer memory **34**d.

The system address controller **34**a manages addresses in the system memory 13. More specifically, the system address controller 34a manages the load of the first to fourth  $^{10}$ descriptors stored in the system memory 13. That is, the start address of the first descriptor (integrated descriptor) is set in the system address controller 34a as initial value. Thereby, the system address controller **34**a is able to read information of the first descriptor from the memory 13. Since pointers of each of the second descriptors are described in the first descriptor, the system address controller 34a reads an address of the second descriptor designated by each of the pointers and reads the second descriptor in accordance with 20 the address. Then, the system address controller 34a transfers an SD command descriptor as the third descriptor forming the second descriptor to the SD command controller **34**c. In addition, the system address controller **34**a sequentially loads the address and data length of data described in 25 the fourth descriptor forming the second descriptor. In accordance with the loaded address and data length, the system address controller 34a reads data from the system memory 13 and transfers the data to the data buffer 34b when performing memory write. When performing memory 30 read, the system address controller 13a transfers data from the data buffer 34b to the system memory 13. To execute these operations, the system address controller 34a includes a plurality of registers 34a\_1 to 34a\_4, and a multiplexer (MPX) 34a\_5 for selecting output signals from 35 performs data transfer between the system memory and data these registers, in order to hold the start address of the first descriptor (integrated descriptor), the pointer of the second descriptor (partial descriptor), and the address and data length of data. The SD command controller **34**c sequentially generates 40 register addresses for setting values in the SD command generation unit, and sequentially sets, in the SD command generation unit of the register set 33 of the host controller 14, register setting information contained in an SD command descriptor as the third descriptor. When the setting of the 45 registers is complete, the SD command generation unit of the register set **33** issues an SD command. In memory write, the buffer memory **34**d loads data in the system memory 13, which is designated by the system address controller 34a, and temporarily holds the supplied 50 data. The data held in the data buffer **34**b is transferred to the SD memory card 15 in synchronism with an issued SD command.

### 0

When the host driver 21 activates the ADMA 34 after that, the system address controller **34**a loads a second descriptor pointer (partial descriptor pointer) described at the head of the first descriptor (integrated descriptor), based on the start address of the first descriptor held in register 34a\_1, and holds the second descriptor pointer in register 34a\_2 (ST11). Then, the system address controller 34a loads a second descriptor in the location indicated by the second descriptor pointer (ST12).

The third descriptor (SD command descriptor) described at the head of the second descriptor is supplied to the SD command controller 34c. The SD command controller 34c writes data described in the third descriptor, in the SD command generation unit forming the register set 33 of the SD host controller 14. Consequently, the SD command generation unit issues a command to the SD memory card 15 (ST13). Subsequently, the system address controller **34**a loads the fourth descriptor (system memory descriptor). The system address controller 34a holds the address and data length described in the fourth descriptor, in register 34a\_3 (address) and register 34a\_4 (length), respectively. In memory write, the system address controller **34**a reads data from the system memory 13 by using the address in register 34a\_3 (address) as the start address, and transfers the read data to the data buffer 34b. In memory read, the system address controller **34**a writes data of the data buffer **34**b in the system memory 13 by using the address in register 34a\_3 (address) as the start address (ST14). In memory write, fragmented data supplied from the system memory 13 are combined into continuous data in the data buffer 34b. The fourth descriptor (system memory descriptor) is made up of a plurality of data each formed by a pair of the address and data length, and the ADMA

In memory read, the buffer memory **34**d temporarily holds data loaded from the SD memory card 15 as a memory 55 device in synchronism with an issued SD command, and transfers the data to a position in the system memory 13, which is designated by the system address controller 34a. The operation of the ADMA 34 using the extended descriptor in the above-mentioned configuration will be 60 explained below with reference to FIG. 5. To perform data transfer between the system memory 13 and SD memory card 15, the host driver 21 forms the extended descriptor as shown in FIG. 3 in the system memory 13. The host driver 21 sets the start address of the 65 first descriptor in register 34a\_1 of the system address controller **34**a.

buffer 34b by repeating this.

After that, the ADMA transfers the data held in the data buffer 34b to the SD memory card 15 (ST15). The ADMA accesses data in the system memory 13 in synchronism with an issued command (read/write command), and data transfer between the memory and card is executed via the data buffer **34**b by synchronizing them. The total data transfer amounts on the memory device side and system memory side must be set at the same value.

When data transfer based on one second descriptor is complete, whether the execution of the whole first descriptor is complete is determined (ST16). If the execution of the whole first descriptor is not complete, the control returns to step ST12, the next second descriptor is loaded in accordance with the partial descriptor pointer described in the first descriptor, and the above operation is executed (ST16-ST12). Each descriptor has the end bit in the above-mentioned attribute information Att, and the end position of the descriptor program can be designated by this end bit.

When the third descriptor is set in the register of the SD host controller 14 in accordance with the next second descriptor, an SD command is issued, and data is transferred in accordance with the fourth descriptor. In memory read, for example, after final data is transferred to the data buffer **34**b, it is also possible to issue the SD command of the next transmission during DMA transfer to the system memory by reading the following third descriptor. In this case, the operation speed can further be increased because the command issuing time is hidden. On the other hand, if all the contents described in the first descriptor have been executed, the SD host controller 14

generates an ADMA completion interrupt (ST17). This

### 7

allows the CPU 12 (host driver 21) to know the normal termination of the ADMA processing. If no error occurs, the host CPU 12 need not participate in transfer from the activation to the termination of the ADMA, so the host driver does not deteriorate the performance. In addition, the 5 descriptor formation time has no influence on the transfer performance because the next descriptor can be prepared during data transfer.

A file system is instructed by the host driver to update information, when the transmission is completed. Thereby, 10 the data transferred to the SD memory card is decided.

In the above embodiment, the host driver 21 generates the extended descriptor in the system memory 13 in order to perform data transfer between the system memory 13 and SD memory card 15. This extended descriptor includes the 15 first descriptor as a set of pointers indicating the positions of the second descriptors. When the host driver 21 activates the ADMA 34, the ADMA 34 sequentially loads the contents of the second descriptors based on the contents of the start address of the first descriptor, and executes data transfer 20 between the system memory 13 and SD memory card 15 in accordance with the contents of the third and fourth descriptors described in the second descriptors. Therefore, the host driver 21 does not participate in data transfer executed by the ADMA 34. This enables the ADMA 34 to perform high- 25 speed data transfer. Also, after being activated, the ADMA 34 generates a command by setting the third descriptor in the SD command generation unit of the register set 33, and can execute data transfer between the system memory 13 and SD memory 30 card 15 by using hardware alone. This makes the operation speed much higher than that when the host driver 21 intervenes in the operation.

### 8

between the system memory and the memory device according to the first, *second*, third, and fourth descriptors,

wherein the first descriptor includes a plurality of pointers
 to the second descriptors with attributes,
 the second descriptor includes the third descriptor and the
 fourth descriptor,

each of the pointers of the first descriptor indicates a leading region of the third descriptor,

the third descriptor includes command issue information and attributes,

the fourth descriptor includes a number of DMA execution information and attributes, *and* 

the first descriptor, the second descriptor, the third descriptor, and the fourth descriptor have a hierarchical structure,

Furthermore, to operate the host driver during data transfer, the host driver is normally activated by an interrupt. 35 Accordingly, the data transfer performance deteriorates if the interrupt response time is not negligible. However, the method of this embodiment can avoid the performance deterioration like this. While certain embodiments have been described, these 40 embodiments have been presented by way of example only, and are not intended to limit the scope of the inventions. Indeed, the novel embodiments described herein may be embodied in a variety of other forms; furthermore, various omissions, substitutions and changes in the form of the 45 embodiments described herein may be made without departing from the spirit of the inventions. The accompanying claims and their equivalents are intended to cover such forms or modifications as would fall within the scope and spirit of the inventions. 50

- wherein the DMA unit is configured (1) to load the first descriptor, (2) to acquire the pointer from the loaded first descriptor, (3) to load *the second descriptor including* the third descriptor and the fourth descriptor based on the acquired pointer, (4) to execute a data transfer between the system memory and the memory device, (5) to repeat the process of (2) to (4) until the attribute of the first descriptor indicates the end of descriptor, and (6) to generate an interrupt to the CPU when the data transfer is [end] *ended* or during a DMA data transfer,
- wherein the third [descriptors] *descriptor* includes information to generate a data transfer command of the memory device, a command argument, a command number, a block length, and the number of blocks,
- wherein the fourth descriptor includes information to designate system memory areas addresses, and sizes for each of a plurality of scattered data in the system memory, and

What is claimed is:

1. A host controller which is connected to a memory device through an interface, accesses a system memory, and is controlled by a CPU executing a host driver, wherein each 55 of first, *second*, third, and fourth descriptors has an attribute field for identifying a type of the descriptors, and designating a processing method of the descriptors, the host controller comprising:

wherein the DMA unit includes:

a system address controller configured to control addresses of the system memory pointing data and each descriptor, and

a data buffer,

- wherein the data in the system memory is read to the data buffer in accordance with the fourth descriptor, and the data in the data buffer is transferred to the memory device in accordance with the third descriptor when the data is written into the memory device, and
- the data in the memory device is read to the data buffer in accordance with the third descriptor, and the data in the data buffer is transferred to the system memory in accordance with the fourth descriptor when the data is read from the memory device.

2. The host controller according to claim 1, wherein the fourth descriptor is programmed so that a sum of sizes of a plurality of scattered data equals to the block length indicated in the third descriptor.

3. The host controller according to claim 1, wherein the data transfer between the host controller and the memory device is started by a memory read/write command which is issued by command controller when setting information of the third descriptor to the register set is completed, and
the memory device acquires information necessary for the data transfer from the command.
A method for transferring data between a memory device and a system memory executed by a host controller, the system memory storing first, *second*, third, and fourth
descriptors, the method comprising:

(1) loading the first descriptor including a plurality of

- a register set which is configured to store a part of 60 information in the third descriptor;
- a command controller which is configured to issue a command to the memory device according to the information stored in the register set; and
  a direct memory access (DMA) unit which is configured 65 to load the first, third, and fourth descriptors into the host controller, and is configured to transfer data

pointers with attributes;

### 9

(2) acquiring a pointer *to the second descriptor* from the loaded first descriptor, wherein the pointer indicates a leading region of the third descriptor, *wherein the second descriptor includes the third descriptor and the fourth descriptor*;

- (3) loading the third descriptor *included in the second descriptor* based on the pointer to issue a command, wherein the third descriptor includes command issue information and attributes;
- (4) issuing a command according to the loaded third <sup>10</sup> descriptor;
- (5) loading the fourth descriptor *included in the second descriptor* based on the pointer, wherein the fourth

### 10

(1) loading the first descriptor including a plurality of pointers with attributes;

- (2) acquiring a pointer to the second descriptor from the loaded first descriptor, wherein the second descriptor includes the third descriptor and the fourth descriptor, and wherein the pointer indicates a leading region of the third descriptor;
- (3) loading the second descriptor including the third descriptor and the fourth descriptor based on the acquired pointer, wherein the third descriptor includes command issue information and attributes, and the fourth descriptor includes a number of DMA execution information and attributes, wherein the first descriptor, third descriptor, and the fourth descriptor have a

descriptor includes a number of DMA execution information and attributes, *wherein the first descriptor, the* <sup>15</sup> *second descriptor, the third descriptor, and the fourth descriptor have a hierarchical structure;* 

- (6) when the issued command is a read-command, reading data from the system memory to a data buffer in accordance with the fourth descriptor and transferring <sup>20</sup> the data from the data buffer to the memory device in accordance with the third descriptor;
- when the issued command is a write-command, reading data from the memory device to the data buffer in accordance with the third descriptor, and transferring <sup>25</sup> the data from the data buffer to the system memory in accordance with the fourth descriptor;
- (7) repeating (2) to (6) until an attribute of the first descriptor indicates the end of descriptor; and
- (8) generating an interrupt when a data transfer is [end] <sup>30</sup> *ended* or during a DMA data transfer,
- wherein the third descriptor includes information to generate a data transfer command of the memory device, a command argument, a command number, a block length, and the number of blocks, <sup>35</sup>

hierarchical structure;

(4) executing a data transfer between the system memory and the memory device in accordance with the loaded third descriptor and the loaded fourth descriptor,
(5) repeating (2) to (4) until the attribute of the first descriptor indicates the end of descriptor, and
(6) generating an interrupt when the data transfer is ended or during a DMA data transfer,
wherein the third descriptor includes information to generate a data transfer command of the memory device, a command argument, a command number, a block length, and the number of blocks; and
wherein the fourth descriptor includes information to designate system memory areas addresses, and sizes for each of a plurality of scattered data in the system memory.

7. The method according to claim 6, wherein (4) includes: when the data is transferred to the memory device, storing data from the system memory in a data buffer; and

restoring the data to write the data to the memory

wherein the fourth descriptor includes information to designate system memory areas addresses, and sizes for each of a plurality of scattered data in the system memory.

**5**. The method according to claim **4**, wherein the first, <sup>40</sup> third, and fourth descriptors includes:

information for indicating the type of descriptor; and an end bit indicating the last descriptor for each of the first, third, and fourth descriptors.

6. A method for transferring data between a memory <sup>45</sup> device and a system memory executed by a host controller, the system memory storing first, second, third, and fourth descriptors, the method comprising:

device, and

when the data is transferred to the system memory, storing data from the memory device in the data buffer; and

restoring the data to write the data to the system memory.

8. The method according to claim 6, further comprising: issuing a memory read/write command to start the data transfer between the host controller and the memory device,

wherein the memory device acquires information necessary for the data transfer from the command.

\* \* \* \* \*