

US00RE44998E

11/1976 Hou

11/1976 Brunner

5/1980 Skutta

10/1980 O'Keefe

5/1983 Willis

10/1984 Gaudin

1/1985 Bruene

10/1988 Sharma

1/1989 Deacon

10/1990 Wilkins

1/1980 Kaegebein

(19) United States

(12) Reissued Patent

Oakes et al.

(10) Patent Number:

US RE44,998 E

(45) Date of Reissued Patent:

3,990,024 A

3,995,237 A

4,186,359 A

4,201,960 A

4,227,256 A

4,383,441 A

4,476,578 A

4,493,112 A

4,777,490 A

4,799,066 A

4,965,607 A

Jul. 8, 2014

OPTIMIZED THIN FILM CAPACITORS

Inventors: James Oakes, Westford, MA (US);

James Martin, Londonberry, NH (US)

Assignee: BlackBerry Limited, Waterloo, Ontario (73)

Related U.S. Patent Documents

8,064,188

(CA)

Appl. No.: 13/416,810

Filed: Mar. 9, 2012

Patent No.:

Reissue of:

(64)

(Continued)

19614655 0685936 6/1995

OTHER PUBLICATIONS

Ali Tombak, Tunable Barium Strontium Titanate Thin Film Capacitors for RF and Microwave Applications. IEEE Microwave and Wireles Components Letters, vol. 12, Jan. 2002.

(Continued)

Primary Examiner — Eric Thomas (74) Attorney, Agent, or Firm — Guntin & Gust, PLC; Andrew Gust

ABSTRACT (57)

At least an embodiment of the present technology provides a capacitor, comprising a substrate, a first solid electrode disposed on the substrate, a second electrode broken into subsections, the subsections connected by a bus line and separated from the first electric by a dielectric medium. The second electrode broken into subsections may have a lower resistance than the first solid electrode and by changing the width and length of the sides of the subsections, the resistance of the first electrode is modifiable.

20 Claims, 3 Drawing Sheets

FOREIGN PATENT DOCUMENTS DE 10/1997

EP (Continued)

Issued:	Nov. 22, 2011
Appl. No.:	11/602,114
Filed:	Nov. 20, 2006

(51)	Int. Cl.	
	H01G 4/005	(2006.0
	H01G 4/228	(2006.0

U.S. Cl. (52)


Field of Classification Search (58)

See application file for complete search history.

References Cited (56)

U.S. PATENT DOCUMENTS

2,745,067 A	5/1956	True
3,117,279 A	1/1964	Ludvigson
3,160,832 A	12/1964	Beitman
3,390,337 A	6/1968	Beitman
3,443,231 A	5/1969	Roza
3,509,500 A	4/1970	McNair
3,571,716 A	3/1971	Hill
3,590,385 A	6/1971	Sabo
3,601,717 A	8/1971	Kuecken
3,742,279 A	6/1973	Kupsky et al.
3,794,941 A	2/1974	Templin
3,919,644 A	11/1975	Smolka



US RE44,998 E Page 2

(56)	Referer	nces Cited	6,384,785			Kamogawa
Į J.:	S. PATENT	DOCUMENTS	6,404,614 6,408,190		6/2002 6/2002	
.	3. II II DI (I	DOCOMENTO	6,414,562			Bouisse
5,032,805 A	7/1991	Elmer	6,415,562			Donaghue
5,136,478 A		Bruder et al.	6,452,776 6,461,930		9/2002	Chakravorty
5,142,255 A		Chang	6,466,774		10/2002	
5,172,646 A 5,177,670 A	12/1992	Shinohara	6,492,883		12/2002	
5,177,076 A		Keane	6,514,895		2/2003	
5,200,826 A		Seong	6,525,630		2/2003	
5,212,463 A		Babbitt	6,531,936			
5,243,358 A		Sanford	6,535,076 6,535,722		3/2003	Partridge Rosen
5,258,728 A 5,276,912 A		Taniyoshi Siwiak	6,538,603		3/2003	
5,270,512 A 5,298,886 A		Ueki et al.	6,556,102			Sengupta
5,301,358 A		Gaskill	6,556,814			Klomsdorf
5,307,033 A		Koscica	6,570,462			Edmonson du Toit
5,310,358 A		Johnson	6,590,468 6,590,541		7/2003 7/2003	Schultze
5,312,790 A 5,334,958 A		Sengupta Babbitt	6,597,265		7/2003	
5,371,473 A			6,608,603			Alexopoulos
5,409,889 A			6,624,786		9/2003	
5,427,988 A		Sengupta	6,657,595		12/2003	-
5,430,417 A		Martin	6,670,256			Jackson et al. Yang et al.
5,446,447 A 5,448,252 A	8/1995 9/1995	Carney	6,710,651			Forrester
5,451,567 A	9/1995		6,724,611		4/2004	
5,451,914 A		Stengel	6,724,890		4/2004	
5,457,394 A	10/1995	McEwan	6,737,179			Sengupta D- T- i
5,472,935 A		Yandrofski	6,759,918 6,765,540			Du Toit Toncich
5,479,139 A		Koscica	6,768,472			Alexopoulos
5,486,491 A 5,496,795 A	3/1996	Sengupta Das	6,774,077			Sengupta
5,502,372 A	3/1996		6,795,712			Vakilian
5,524,281 A		Bradley	6,825,818		11/2004	
5,561,407 A		Koscica	6,839,028 6,845,126		1/2005 1/2005	
5,564,086 A		7 0	6,859,104			Toncich
5,593,495 A 5,635,433 A		Masuda Sengupta	6,862,432		3/2005	
5,635,434 A		Sengupta	6,864,757	B2		Du Toit
5,640,042 A		Koscica	6,868,260			Jagielski
5,679,624 A			6,875,655 6,888,714		4/2005 5/2005	Shaw et al.
5,689,219 A		Piirainen	6,905,989		6/2005	
5,693,429 A 5,694,134 A		Sengupta Barnes	6,907,234		6/2005	
5,699,071 A		Urakami	6,920,315			Wilcox et al.
5,766,697 A		Sengupta	6,922,330			Nielsen et al.
5,777,581 A	7/1998		6,943,078 6,946,847			Zheng et al. Nishimori
5,778,308 A	7/1998		6,949,442			Chiu et al.
5,786,727 A 5,812,943 A	9/1998	Sigmon Suzuki	6,961,368		11/2005	
5,830,591 A						Memory et al 165/151
5,846,893 A		- -				Huang et al.
5,874,926 A			6,965,837 6,993,297		11/2005 1/2006	
5,880,635 A 5,886,867 A		Saton Chivukula	6,999,297			Klee et al.
5,929,717 A		Richardson	7,009,455			Toncich
5,963,871 A		Zhinong	7,071,776			Forrester
5,969,582 A	10/1999	Boesch	7,107,033		9/2006	
5,990,766 A		$\mathbf{\varepsilon}$	7,113,614 7,151,411		9/2006 12/2006	
6,009,124 A 6,020,787 A			7,176,634			Kitamura
6,029,075 A			7,176,845			Fabrega-Sanchez
6,045,932 A	4/2000		7,180,467		2/2007	Fabrega-Sanchez
6,061,025 A			7,221,327			
6,074,971 A			, ,			Kiyotoshi Zhu
6,096,127 A			7,332,980 7,332,981		2/2008 2/2008	Matsuno
6,100,733 A 6,101,102 A			7,339,527		3/2008	
6,133,883 A			7,369,828			Shamsaifar
/ /		Ducombe et al.	7,426,373			Clingman
6,215,644 B1	4/2001	Dhuler	7,468,638		12/2008	
6,281,847 B1			7,531,011			Yamasaki
6,309,895 B1		•	7,535,312			McKinzie
6,343,208 B1			7,539,527		5/2009 7/2009	
6,377,142 B1 6,377,217 B1			7,557,507 7,596,357			Wu et al. Nakamata
6,377,440 B1			7,655,530			
-,, · · · · · · · ·	., 2002		, , 0	_~ 		-

(56)		Referen	ces Cited	FOREIGN PATENT DOCUMENTS
	U.S.	PATENT	DOCUMENTS	EP 0909024 4/1999
7.667.662	D2	2/2010	TT '	EP 1137192 9/2001
7,667,663 7,711,337		2/2010	Hsiao McKinzie	EP 1298810 4/2006 JP 03276901 3/1990
7,711,537			McKinzie	JP 10209722 8/1998
7,714,678			du Toit et al.	JP 2000124066 4/2000
7,728,693	B2	6/2010	du Toit et al.	WO 2009/064968 5/2009
7,795,990		9/2010		WO 2011/044592 4/2011
7,852,170 7,865,154			McKinzie Mendolia	WO 2011/133657 10/2011 WO 2011028453 10/2011
7,917,104			Manssen et al.	
7,969,257			du Toit	OTHER PUBLICATIONS
7,991,363			Greene	N.V. Dameson et al. III als Tremals il tre la animas atmontières titamente de la
8,008,982 8,072,285		8/2011 12/2011	McKinzie Spears	N.K. Pervez et al. High Tunability barium strontium titanate thin
2002/0191703		12/2011	I	films for RF circuit applications. Applied Physics Letters, 2004
2002/0193088		12/2002	$\boldsymbol{\varepsilon}$	American Institute of Physics.
2003/0060227		3/2003		S. Hyun et al. Effects of strain on the dielectric properties oftunable
2003/0071300			Yashima et al.	dielectric SrTi03 thin films. Applied Physics Letters, 2004 American Institute of Physics.
2003/0114124 2003/0193997		10/2003	Higuchi Dent	Hongtao Xu et al. Tunable Microwave Integrated Circuits using BST
2003/0133357		12/2003		Thin Film Capacitors with Device Structure Optimization. Integrated
2004/0009754	A 1	1/2004	Smith	Ferroelectrics, Department of Electrical Engineering and Computer
2004/0137950	A 1	7/2004	Bolin	Engineering, University of California, 2005.
2004/0202399			Kochergin	Oakes et al. U.S. Appl. No. 13/289,194, filed Nov. 4, 2011.
2004/0257293			Friedrich	Du Toit, "Tunable Microwave Devices With Auto Adjusting Match-
2005/0032488 2005/0042994		2/2005 2/2005		ing Circuit", U.S. Appl. No. 13/302,617, filed Nov. 22, 2011.
2005/0059362		3/2005		Du Toit, "Tunable Microwave Devices With Auto-Adjusting Match-
2005/0082636			Yashima et al.	ing Circuit", U.S. Appl. No. 13/302,649, filed Nov. 22, 2011.
2005/0093624	A 1	5/2005	Forrester et al.	Eiji, N., "High-Frequency Circuit and Its Manufacture", Patent
2005/0130608		6/2005		Abstracts of Japan, vol. 1998, No. 13, Nov. 30, 1998 & JP 10 209722
2005/0215204			Wallace	A (Seiko Epson Corp), Aug. 7, 1998.
2005/0282503 2006/0003537		12/2005 1/2006		Greene, "Method and Apparatus for Tuning a Communication
2006/0009357		1/2006		Device", U.S. Appl. No. 13/108,463, filed May 16, 2011. Greene, "Method and Apparatus for Tuning a Communication
2006/0160501			Mendolia	Device", U.S. Appl. No. 13/108,589, filed May 16, 2011.
2006/0183433	A 1	8/2006	Mori	Hoirup, "Method and Apparatus for Radio Antenna Frequency Tun-
2006/0183442			Chang et al.	ing", U.S. Appl. No. 13/030,177, filed Feb. 18, 2011.
2006/0281423 2007/0013483		12/2006 1/2007		Ida, I. et al., "An Adaptive Impedence Matching System and Its
2007/0013483			Stewart Poilasne	Application to Mobile Antennas", TENCON 2004, IEEE Region 10
2007/0042734		2/2007		Conference, See Abstract ad p. 544, Nov. 21-24, 2004, 543-547.
2007/0063788	A1	3/2007		Katsuya, K., "Hybrid Integrated Circuit Device", Patent Abstracts of
2007/0080888			Mohamadi	Japan, Publication No. 03-276901, Date of publication of applica-
2007/0082611			Terranova et al.	tion: Sep. 12, 1991.
2007/0085609 2007/0142014		4/2007 6/2007	Wilcox	Manssen, "Method and Apparatus for Managing Interference in a
2007/0142014			Hwang	Communication Device", U.S. Appl. No. 61/326,206, filed Apr. 20, 2010.
2007/0194859			Brobston	Manssen, "Method and Apparatus for Tuning Antennas in a Commu-
2007/0197180			McKinzie et al.	nication Device", U.S. Appl. No. 12/941,972, filed Nov. 8, 2010.
2007/0200766			McKinzie	Manssen, "Method and Apparatus for Tuning Antennas in a Commu-
2007/0285326 2008/0055016		12/2007 3/2008	McKinzie Morris	nication Device", U.S. Appl. No. 13/005,122, filed Jan. 12, 2011.
2008/0033010			McKinzie	McKinzie, "Adaptive Impedance Matching Module (AIMM) Con-
2008/0122333			Rofougaran	trol Architectures", U.S. Appl. No. 13/293,544, filed Nov. 10, 2011.
2008/0158076			Walley	McKinzie, "Adaptive Impedance Matching Module (AIMM) Con-
2008/0274706		11/2008		trol Architectures", U.S. Appl. No. 13/293,550, filed Nov. 10, 2011.
2008/0280570		11/2008	_	McKinzie, "Method and Apparatus for Adaptive Impedance Match-
2009/0109880 2009/0149136		4/2009 6/2009	Kim Rofougaran	ing", U.S. Appl. No. 13/217,748, filed Aug. 25, 2011.
2010/0085260			McKinzie	Mendolia, "Method and Apparatus for Tuning a Communication
2010/0156552			McKinzie	Device", U.S. Appl. No. 13/035,417, filed Feb. 25, 2011. Paratek Microwave, Inc., "Method and Appartus for Tuning Anten-
2010/0164640			McKinzie	nas in a Communication Device", International Application No.
2010/0164641			McKinzie	PCT/US11/59620; Filed Nov. 7, 2011.
2011/0014886			Manssen	Patent Cooperation Treaty, "International Search Report and Written
2011/0043298 2011/0053524			McKinzie Manssen	Opinion", International Application No. PCT/US2010/046241, Mar.
2011/0033324			Mendolia	2, 2011.
2011/0086630			Manssen	Patent Cooperation Treaty, "International Search Report and Written
2011/0227666	A1	9/2011	Manssen	Opinion", International Application No. PCT/US2010/056413, Jul.
2011/0250852		10/2011		27, 2011.
2011/0254637			Manssen	Patent Cooperation Treaty, "International Search Report and Written Opinion" PCT Application No. PCT/US08/005085 Jul. 2, 2008 -
2011/0254638	A1	10/2011	Manssen	Opinion", PCT Application No. PCT/US08/005085, Jul. 2, 2008

(56) References Cited

OTHER PUBLICATIONS

Qiao, et al., "Antenna Impedance Mismatch Measurement and Correction for Adaptive COMA Transceivers", IEEE, Jan. 2005. Qiao, et al., "Measurement of Antenna Load Impedance for Power Amplifiers", The Department of Electrical and Computer Engineering, University of California, San Diego, Sep. 13, 2004. Spears, "Methods for Tuning an Adaptive Impedance Matching Network With a Look-Up Table", U.S. Appl. No. 13/297,951, filed Nov. 16, 2011.

T.R. Taylor et al., Impact of thermal strain on the dielectric constant of sputtered barium strontium titanate thin films. Applied Physics Letters, 2002 American Institute of Physics.

S. Hyun et al. Effects of strain on the dielectric properties of tunable dielectric SrTiO3 thin films. Applied Physics Letters, 2004 American Institute of Physics.




FIG. 1 (PRIOR ART)




FIG. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 6




FIG. 7

1

OPTIMIZED THIN FILM CAPACITORS

Matter enclosed in heavy brackets [] appears in the original patent but forms no part of this reissue specification; matter printed in italics indicates the additions made by reissue.

[CROSS REFERENCE TO RELATED APPLICA-TIONS]

[This application is a continuation in part of application Ser. No. 10/938,898 entitled "TUNABLE MICROWAVE DEVICES WITH AUTO-ADJUSTING MATCHING CIRCUIT" filed 10 Sep. 2004 now abandoned, which was a continuation of application Ser. No. 10/455,901 entitled "TUNABLE MICROWAVE DEVICES WITH AUTO-ADJUSTING MATCHING CIRCUIT" filed 6 Jun. 2003 now U.S. Pat. No. 6,864,757, which was a divisional of application Ser. No. 09/909,187 filed Jul. 19, 2001, now U.S. Pat. No. 20 6,590,468, entitled "TUNABLE MICROWAVE DEVICES WITH AUTO-ADJUSTING MATCHING CIRCUIT" which claimed the benefit of U.S. provisional application No. 60/219,500 filed Jul. 20, 2000.]

BACKGROUND OF THE TECHNOLOGY

Wireless communications is a rapidly growing segment of the communications industry, with the potential to provide high-speed high-quality information exchange between portable devices located anywhere in the world. Potential applications enabled by this technology include multimedia internet-enabled cell phones, smart homes, appliances, automated highway systems, distance learning, and autonomous sensor networks, just to name a few. Supporting these applications using wireless techniques poses significant technical challenge. As handsets move to meet broadband, the requirements of components are more astringent. Electrical communication systems demand new more efficient low loss devices that can be used at higher frequency ranges.

Recent advances in tunable ferroelectric materials have allowed for relatively low capacitance varactors that can operate at temperatures above those necessary for superconduction and at bias voltages less than those required for existing planar varactor structures, while maintaining high tenability 45 and high Q factors. Even though these materials work in their paraelectric phase above the Curie temperature, they are conveniently called "ferroelectric" because they exhibit spontaneous polarization at temperatures below the Curie temperature. Tunable ferroelectric materials including barium- 50 strontium titanate BaxSrl-x TiO3 (BST) or BST composites have been the subject of several patents. Dielectric materials including BST are disclosed by Sengupta, et al. in U.S. Pat. No. 5,312,790; U.S. Pat. No. 5,427,988; U.S. Pat. No. 5,486, 491; U.S. Pat. No. 5,846,893; U.S. Pat. No. 5,635,434; U.S. 55 Pat. No. 5,830,591; U.S. Pat. No. 5,766,697; U.S. Pat. No. 5,693,429; U.S. Pat. No. 6,074,971; U.S. Pat. No. 6,801,104 B2 and U.S. Pat. No. 5,635,433. These patents are hereby incorporated by reference. The permittivity (more commonly called dielectric constant) of these materials can be varied by 60 varying the strength of an electric field to which the materials are subjected. These materials allow for thin-film ferroelectric composites of low overall dielectric constant that takes advantage of the high tunability and at the same time having high dielectric constants.

BST thin films have been used in microwave circuit applications because of their high dielectric constant, high tunabil-

2

ity, low loss, and fast switching speed. Tunable BST films have been demonstrated as an attractive technology to low cost agile mobile circuits, such as tunable filters, tunable matching networks at a high tunable frequency range. Most of these technologies have focused on material quality, choice of electrodes, and deposition or processing techniques. As the technology matures, several issues have arisen due to the deposition methods and limited choice of electrode materials available due to the extreme deposition temperatures. Quality factor, resonance frequency and breakdown voltage are important factors for determining which applications BST thin films will work best in. High-frequency device losses consist of material-related losses in the film and at the electrode-film interface, as well as the resistive losses in the electrodes. First, thermal strain on the interface between the ferroelectric thinfilm and the metal electrode due to the creation of oxide films and crystalline microstructure. This interface is generally the cause of losses at high frequencies and premature breakdown at low voltages. Second, the designs on current devices are limited by traditional design guidelines that create resistive losses due to design constraints.

There is a need in the industry to improve the efficiency of BST thinfilm capacitors by design implementation. There is a further need to create a BST thinfilm design structure that minimizes loss at the dielectric-electrode interface. There is also a further need to create BST thinfilm designs that presents and improved structure where there is minimum contact with the bottom electrodes and creates an optimized periphery with a superb quality (Q) factor and a reasonable aspect ratio range.

BRIEF SUMMARY OF THE TECHNOLOGY

At least an embodiment of the present technology provides
35 a capacitor, comprising a substrate, a first solid electrode
disposed on the substrate, a second electrode broken into
subsections, the subsections connected by a bus line and
separated from the first electric by a dielectric medium. The
second electrode broken into subsections may have a lower
40 resistance than the first solid electrode and by changing the
width and length of the sides of the subsections, the resistance
of the first electrode is modifiable.

The present technology further provides a BST thinfilm design structure that by varying the Width/Length aspect ratio it optimizes electrode structure that allows for the creation of very high "Q" (low resistance) capacitors. The design structure relates to common capacitor material structures wherein one electrode is made from a higher resistance metal than the opposite electrode. Capacitors with such material properties can be found in planar integrated capacitors, as well as discrete ceramic capacitors. The inventive structure also reduces the mechanical stresses generated in the metals and dielectric films of the capacitor.

BRIEF DESCRIPTION OF THE SEVERAL VIEWS OF THE DRAWINGS

The foregoing summary, as well as the following detailed description of the technology, will be better understood when read in conjunction with the appended drawings. For the purpose of illustrating the technology, there are shown in the embodiments which are presently preferred. It should be understood, however, that the technology is not limited to the precise arrangements and instrumentalities shown. In the drawings:

FIG. 1 depicts a prior art structure where the BST dielectric material is sandwiched between a top and a bottom electrode.

3

FIG. 2 depicts an embodiment of the prior art technology in 3D, where it contains a stack of a thinfilm deposited electrode terminals and BST materials on top of a substrate.

FIG. 3 depicts a micro-image close-up of the top of two series capacitors as described in FIG. 2.

FIG. 4 depicts an embodiment of the inventive technology in 3D, where it contains a stack of a thinfilm diamond shaped deposited electrode terminals and BST materials on top of a substrate.

FIG. **5** depicts a micro-image close-up of the top of two 10 series capacitors as described in FIG. **4**.

FIG. 6 depicts the top view of an embodiment of the inventive technology, said view depicts thinfilm diamond ring shaped electrode terminal with internal islands deposited terminals on top of BST materials and a substrate.

FIG. 7 depicts the top view of an embodiment of the inventive technology, where it depicts thinfilm terminals deposited to form a zigzag space on top of BST materials and a substrate.

DESCRIPTION OF THE TECHNOLOGY

FIG. 1 depicts a prior art structure where the BST dielectric material 14 is sandwiched between a top 18 and a bottom electrode 12. The FIG. 1 structure shows a typical capacitor 25 design. The structure is most appropriate when used at the low end of the radio frequency spectrum. This conventional integrated parallel-plate overlay capacitor structure of FIG. 2 where the bottom electrode **204**A thickness is constrained by the BST film thickness 203. The losses in the thin bottom 30 electrodes 204A limit the overall high frequency quality factor of the BST capacitors. Additionally, the higher electrical field between the top 201 and bottom electrodes 204A at the edge of the cross-over 205 creates premature breakdown under the application of high bias voltages or large ac signals 35 to the BST capacitor. As the frequency increases, electromagnetic waves travel towards the surface of the circuits, making the surface properties, deposition techniques and design critical. As the surface wave velocity propagates throughout the surface of the capacitor, the waves are slowed due to the field 40 shortening effect. The degree of the effect is typically dependent on the geometry and pattern of the top metallization.

FIG. 3 depicts a typical tuning capacitor fabricated with BST materials. These micrographs shows the dimension of a standard 0603 surface mount package and the size of active 45 area 205 of the capacitor is just 150 micrometers square. A 0201 surface mount package would be 250 micrometers by 500 micrometers and a wire bonded package using this technology would be as small as 60 micrometers by 60 micrometers. As depicted in FIG. 2, a first bottom electrode, such as 50 Platinum **204**A is patterned and deposited into the substrate. At least a thinfilm coating of a BST type material **203** is then deposited on top of the first electrode 204A. At least a second electrode 201 (which confines the active area) is deposited on top the BST film 203. It is the top electrode 201 that usually 55 defines the capacitance of the device. At least one final interconnect (or bus) 204B is deposited over the thin film structure to provide attachment to the microwave circuit and at least an electrical path to the bottom Platinum electrode 204A. Usually, the top electrode 201 and the bus 204B are made of 60 materials comprising sputtered or deposited Gold, Aluminum and Silver. Finally, at least a polymer encapsulation is deposited to provide protection from the ambient and as a humidity barrier. Although not preferred for high frequency applications, a person skilled in the art may deposit multiple layers of 65 BST thinfilm and electrodes creating an elaborate 3D structure of multiple layers capacitor stack.

4

It shall be understood to the person skilled in the art that "high frequency" refers to the radio spectrum between 3 MHZ to 30 GHz, which includes both the "RF" spectrum and the "microwave spectrum". It shall be further understood that a "device" comprises multiple "components" both "passive components" and "active components" and a "3D" device may comprise multiple layers stacked vertically.

Creep is the term given to the material deformation that occurs as a result of long term exposure to levels of stress that are below the yield or ultimate strength. The rate of this damage is a function of the material properties, the exposure time, exposure temperature and the applied load (stress). Creep is usually experienced when the device is heated and cooled as a function of use or environmental temperature fluctuations. Such failures may be caused either by direct thermal loads or by electrical resistive loads, which in turn generate excessive localized thermal stresses. Depending on the magnitude of the applied stress and its duration, the deformation may become so large that it will experience brittle and/or ductile fracture, interfacial separation and creep rupture.

An embodiment of the inventive technology may comprise at least one electrode structure that allows for the creation of very high "Q" (low resistance) capacitors. The technology is particularly well suited to common capacitor material structures wherein at least one electrode is made from a higher resistance metal than the opposite electrode. High resistance electrodes comprise and are not limited to Tungsten, Platinum, Rhodium, Chrome, Titanium/Tungsten and Nickel composites. Examples of capacitors with such material properties can be found in planar integrated capacitors, as well as discrete ceramic capacitors. The inventive structure further reduces the mechanical stresses, creep and other thermal generated stresses in the metals and dielectric films of the capacitor. The broken electrode usually carries the lower resistance of the two. The broken electrode distributes the signal across the capacitor area and, through proper arrangement, increases the effective width of the signal path through the higher resistance solid electrode. The signal busses (electrical metal connections) bring in and take out the signal. The inventive technology comprises at least a broken electrode and bussing where the broken electrode can be used in all kinds of capacitors, and may find applicability in transistor structures.

The inventive structure realizes these benefits by breaking at least two of the electrodes of a pair of series capacitors into subsections. By varying the Width (W) 207 and Length (L) 206 aspect ratio of the aperture between the electrodes in the active area 205, an optimized Q value can be achieved. The sections are arranged in such that it increases the effective Width 207 of the signal path in the higher resistance electrode 204A. These subsections are then electrically connected through a bus 501 as seen in the micrograph of FIG. 5. In order to make a smaller more efficient capacitor reduction of the critical dimensions 206, 207 has to be maximized in order to increase the active area 205. The length (L) 206 dimension will usually be fixed because of lithographic constraints, therefore by modifying the (W) 207 dimension and duplicating the structure as seen in FIG. 4, the active area is significantly increased and the change in capacitance can be as high as 5 to 1. An embodiment of the present technology allows for the creation of a wide frequency of tuning, and some of the preferred applications include but are not limited to low loss phase shifters for high electronically scanning antennas.

The reduction in thermally induced creep occurs because the individual electrode subsections retain and create less stress than a single plate of similar area. Shear Stress is defined as the shear force per unit area applied to a section. 5

The smaller the area of shear, the smaller the stress applied to the device. As illustrated in FIG. 4, the "diamond" configuration depicts one embodiment of the invention in which the reduction of the original breaking of the electrode increases the width to 4.25 times that of the conventional capacitor of 5 FIG. 2 and FIG. 3. The reduction in resistance, leading to an increase in Q, occurs because the length 206 of the signal path stays the same while the effective width 207 increases. The bus 501 is not shown in FIG. 4 for clarity purposes. FIG. 4 depicts at least one preferred method of manufacture the 10 inventive capacitor 3D stack. It comprises the steps of forming a multilayer BST composite by sputter blanket PARAS-CAN from Paratek Inc. (35 target) on top of a Gennum Inc. 0.2 um Pt substrate. A Gold (Au) top electrode is patterned using conventional semiconductor lithographic techniques 15 and sputtered on top in order to create the interconnections between the top and bottom electrodes. The embodiment may also include at least one buffer layer. The wafer will be diced into approximate 4 of ½ by ½ after the PARASCAN deposition.

A person skilled in the art may break the electrodes into many different shapes and arranged in many different ways to create the aforementioned benefit of this technology. FIG. 6 and FIG. 7 depict capacitors without the interconnection bus 501 for clarity. The bus 501 may be patterned and deposited 25 by one skilled in the art in order to create parallel or series capacitors. Two embodiments of technology are shown FIG. 6 and FIG. 7. These embodiments include and at least a solid bottom electrode, the electrodes broken into subsections FIG. 6 which further depicts at least a "diamond ring" 601 with 30 internal "islands" 602, this approach maximizes the (W) 207 on both sides of the top electrode, signal bus lines 501 to connect the subsections are not depicted for clarity but would connect the islands and rings to the outside circuitry for example trough gold wirebonds or studs.

It will be appreciated by those skilled in the art that changes could be made to the embodiments described above without departing from the broad inventive concept thereof. It is understood, therefore, that this technology is not limited to the particular embodiments disclosed, but it is intended to 40 cover modifications within the spirit and scope of the present technology.

What is claimed is:

- 1. A capacitor, comprising:
- a substrate;
- a first solid electrode disposed on said substrate;
- a second electrode broken into subsections, said subsections connected by a bus line and separated from said first electrode by a dielectric medium, wherein said subsections form polygonal, triangle, quadrilateral, or 50 nonagon shapes with internal islands, wherein the polygonal, triangle, quadrilateral and nonagon shapes and the internal islands are connected to said bus line.
- 2. The capacitor of claim 1, wherein said second electrode broken into subsections has a lower resistance than said first 55 solid electrode.
- 3. The capacitor of claim 1, wherein said electrode materials are selected from the group consisting of Tungsten, Platinum, Rhodium, Chrome, Titanium/Tungsten and Nickel composites.
- 4. The capacitor of claim 1, wherein materials for said dielectric medium are selected from the group consisting of

6

tunable ferroelectric materials including barium-strontium titanate Ba_xSr_{1-x}TiO₃ (BST) and BST composites.

- 5. The capacitor of claim 1, wherein materials for said substrate are selected from the group consisting of Alumina (Al₂O₃), Aluminum Nitride (AlN), Titania (TiO₂), glass-ceramic composites.
- 6. The capacitor of claim 1, wherein said bus line is made from materials selected from the group consisting of gold, silver, copper, aluminum, platinum, chrome composites and nickel composites.
- 7. The capacitor structure of claim 1, wherein said subsections form diamond shapes with internal islands.
- 8. The capacitor of claim 1, wherein the bus line is connected with the polygonal, triangle, quadrilateral and nonagon shapes and the internal islands of the second electrode to form at least two capacitors in series.
- 9. The capacitor of claim 1, wherein the bus line is connected with the polygonal, triangle, quadrilateral and nonagon shapes and the internal islands of the second electrode to form capacitors in series without capacitors in parallel.
- 10. The capacitor of claim 1, wherein the subsections cover a substantial portion of the dielectric medium.
- 11. The capacitor of claim 1, wherein the first electrode is positioned directly on the substrate.
 - 12. A capacitor, comprising:
 - a substrate;
 - a first solid electrode disposed on said substrate;
 - a second electrode broken into subsections, said subsections connected by a bus line and separated from said first electrode by a dielectric medium, wherein said subsections form diamonds with internal islands, wherein the diamonds are connected to said bus line.
- 13. The capacitor of claim 12, wherein the second electrode comprises material selected from the group consisting of Tungsten, Platinum, Rhodium, Chrome, Titanium/Tungsten and Nickel composites.
- 14. The capacitor of claim 12, wherein material for said dielectric medium is selected from the group consisting of tunable ferroelectric materials including barium-strontium titanate Ba_xSr_{1-x}TiO₃ (BST) and BST composites.
- 15. The capacitor of claim 12, wherein material for said substrate is selected from the group consisting of Alumina (Al₂O₃), Aluminum Nitride (AlN), Titania (TiO₂), glass-ceramic composites.
- 16. The capacitor of claim 12, wherein the internal islands are connected to said bus line.
- 17. The capacitor of claim 12, wherein the bus line is connected with the polygonal, triangle, quadrilateral and nonagon shapes and the internal islands of the second electrode to form at least two capacitors in series.
- 18. The capacitor of claim 12, wherein the bus line is connected with the polygonal, triangle, quadrilateral and nonagon shapes and the internal islands of the second electrode to form capacitors in series without capacitors in parallel.
- 19. The capacitor of claim 12, wherein the subsections cover a substantial portion of the dielectric medium.
- 20. The capacitor of claim 12, wherein the first electrode is positioned directly on the substrate.

* * * * *