

US00RE44383E

(19) **United States**
(12) **Reissued Patent**
Vorbach et al.

(10) **Patent Number:** **US RE44,383 E**
(45) **Date of Reissued Patent:** **Jul. 16, 2013**

(54) **METHOD OF SELF-SYNCHRONIZATION OF CONFIGURABLE ELEMENTS OF A PROGRAMMABLE MODULE**

(76) Inventors: **Martin Vorbach**, Lingenfeld (DE);
Robert M. Münch, Karlsruhe (DE)

(21) Appl. No.: **12/109,280**

(22) Filed: **Apr. 24, 2008**

Related U.S. Patent Documents

Reissue of:

(64) Patent No.: **7,036,036**
Issued: **Apr. 25, 2006**
Appl. No.: **10/379,403**
Filed: **Mar. 4, 2003**

U.S. Applications:

(63) Continuation of application No. 09/369,653, filed on Aug. 6, 1999, now Pat. No. 6,542,998, which is a continuation-in-part of application No. PCT/DE98/00334, filed on Feb. 7, 1998, and a continuation-in-part of application No. 08/946,812, filed on Oct. 8, 1997, now Pat. No. 6,081,903.

(30) **Foreign Application Priority Data**

Feb. 8, 1997 (DE) 197 04 728

(51) **Int. Cl.**
G06F 15/16 (2006.01)

(52) **U.S. Cl.**
USPC **713/375**; 713/100; 713/400; 713/401

(58) **Field of Classification Search**
USPC 713/375, 400, 401, 100
See application file for complete search history.

(56) **References Cited**

U.S. PATENT DOCUMENTS

2,067,477 A 1/1937 Cooper
3,242,998 A 3/1966 Gubbins
3,681,578 A 8/1972 Stevens
3,753,008 A 8/1973 Guarnaschelli
3,757,608 A 9/1973 Willner
3,855,577 A 12/1974 Vandierendonck

(Continued)

FOREIGN PATENT DOCUMENTS

DE 42 21 278 1/1994
DE 4416881.0 11/1994

(Continued)

OTHER PUBLICATIONS

Agarwal, A., et al., "APRIL: A Processor Architecture for Multiprocessing," Laboratory for Computer Science, MIT, Cambridge, MA, IEEE 1990, pp. 104-114.

(Continued)


Primary Examiner — Paul Yanchus, III

(74) *Attorney, Agent, or Firm* — Bechen PLLC

(57) **ABSTRACT**

A method of synchronizing and reconfiguring configurable elements in a programmable unit is provided. A unit has a two- or multi-dimensional, programmable cell architecture (e.g., DFP, DPGA, etc.), and any configurable element can have access to a configuration register and a status register of the other configurable elements via an interconnection architecture and can thus have an active influence on their function and operation. By making synchronization the responsibility of each element, more synchronization tasks can be performed at the same time because independent elements no longer interfere with each other in accessing a central synchronization instance.

1 Claim, 11 Drawing Sheets



US RE44,383 E

Page 2

U.S. PATENT DOCUMENTS							
4,151,611	A	4/1979	Sugawara et al.	5,408,643	A	4/1995	Katayose
4,498,134	A	2/1985	Hansen et al.	5,410,723	A	4/1995	Schmidt et al.
4,498,172	A	2/1985	Bhavsar	5,412,795	A	5/1995	Larson
4,566,102	A	1/1986	Hefner	5,418,952	A	5/1995	Morley et al.
4,571,736	A	2/1986	Agrawal et al.	5,421,019	A	5/1995	Holsztynski et al.
4,591,979	A	5/1986	Iwashita	5,422,823	A	6/1995	Agrawal et al.
4,594,682	A	6/1986	Drimak	5,425,036	A	6/1995	Liu et al.
4,623,997	A	11/1986	Tulpule	5,426,378	A	6/1995	Ong
4,663,706	A	5/1987	Allen et al.	5,428,526	A	6/1995	Flood et al.
4,682,284	A	7/1987	Schrofer	5,430,687	A	7/1995	Hung et al.
4,686,386	A	8/1987	Tadao	5,440,245	A	8/1995	Galbraith et al.
4,706,216	A	11/1987	Carter	5,440,538	A	8/1995	Olsen
4,720,780	A	1/1988	Dolecek	5,442,790	A	8/1995	Nosenchuck
4,739,474	A	4/1988	Holsztynski	5,444,394	A	8/1995	Watson et al.
4,761,755	A	8/1988	Ardini et al.	5,448,186	A	9/1995	Kawata
4,791,603	A	12/1988	Henry	5,450,022	A	9/1995	New
4,811,214	A	3/1989	Nosenchuck et al.	5,455,525	A	10/1995	Ho et al.
4,852,043	A	7/1989	Guest	5,457,644	A	10/1995	McCollum
4,852,048	A	7/1989	Morton	5,465,375	A	11/1995	Thepaut et al.
4,860,201	A	8/1989	Stolfo et al.	5,473,266	A	12/1995	Ahanin et al.
4,870,302	A	9/1989	Freeman	5,473,267	A	12/1995	Stansfield
4,884,231	A	11/1989	Mor et al.	5,475,583	A	12/1995	Bock et al.
4,891,810	A	1/1990	de Corlieu et al.	5,475,803	A	12/1995	Stearns et al.
4,901,268	A	2/1990	Judd	5,475,856	A	12/1995	Kogge
4,910,665	A	3/1990	Mattheyses et al.	5,477,525	A	12/1995	Okabe
4,959,781	A	9/1990	Rubinstein et al.	5,483,620	A	1/1996	Pechanek et al.
4,967,340	A	10/1990	Dawes	5,485,103	A	1/1996	Pedersen et al.
4,992,933	A	2/1991	Taylor	5,485,104	A	1/1996	Agrawal et al.
5,014,193	A	5/1991	Garner et al.	5,489,857	A	2/1996	Agrawal et al.
5,015,884	A	5/1991	Agrawal et al.	5,491,353	A	2/1996	Kean
5,021,947	A	6/1991	Campbell et al.	5,493,239	A	2/1996	Zlotnick
5,023,775	A	6/1991	Poret	5,497,498	A	3/1996	Taylor
5,036,473	A	7/1991	Butts et al.	5,504,439	A	4/1996	Tavana
5,036,493	A	7/1991	Nielsen	5,506,998	A	4/1996	Kato et al.
5,043,978	A	8/1991	Nagler et al.	5,510,730	A	4/1996	El Gamal et al.
5,047,924	A	9/1991	Fujioka et al.	5,511,173	A	4/1996	Yamaura et al.
5,055,997	A	10/1991	Sluijter et al.	5,513,366	A	4/1996	Agarwal et al.
5,065,308	A	11/1991	Evans	5,521,837	A	5/1996	Frankle et al.
5,072,178	A	12/1991	Matsumoto	5,522,083	A	5/1996	Gove et al.
5,081,375	A	1/1992	Pickett et al.	5,525,971	A	6/1996	Flynn
5,103,311	A	4/1992	Sluijter et al.	5,530,873	A	6/1996	Takano
5,109,503	A	4/1992	Cruickshank et al.	5,530,946	A	6/1996	Bouvier et al.
5,113,498	A	5/1992	Evan et al.	5,532,693	A	7/1996	Winters et al.
5,115,510	A	5/1992	Okamoto et al.	5,532,957	A	7/1996	Malhi
5,123,109	A	6/1992	Hillis	5,535,406	A	7/1996	Kolchinsky
5,125,801	A	6/1992	Nabity et al.	5,537,057	A	7/1996	Leong et al.
5,128,559	A	7/1992	Steele	5,537,601	A	7/1996	Kimura et al.
5,142,469	A	8/1992	Weisenborn	5,541,530	A	7/1996	Cliff et al.
5,144,166	A	9/1992	Camarota et al.	5,544,336	A	8/1996	Kato et al.
5,193,202	A	3/1993	Jackson et al.	5,548,773	A	8/1996	Kemeny et al.
5,203,005	A	4/1993	Horst	5,550,782	A	8/1996	Cliff et al.
5,204,935	A	4/1993	Mihara et al.	5,555,434	A	9/1996	Carlstedt
5,208,491	A	5/1993	Ebeling et al.	5,559,450	A	9/1996	Ngai et al.
5,212,777	A	5/1993	Gove et al.	5,561,738	A	10/1996	Kinerk et al.
5,226,122	A	7/1993	Thayer et al.	5,568,624	A	10/1996	Sites et al.
RE34,363	E	8/1993	Freeman	5,570,040	A	10/1996	Lytle et al.
5,233,539	A	8/1993	Agrawal et al.	5,572,710	A	11/1996	Asano et al.
5,243,238	A	9/1993	Kean	5,574,930	A	11/1996	Halverson, Jr. et al.
5,247,689	A	9/1993	Ewert	5,581,731	A	12/1996	King et al.
5,274,593	A	12/1993	Proebsting	5,581,734	A	12/1996	DiBrino et al.
5,287,472	A	2/1994	Horst	5,583,450	A	12/1996	Trimberger et al.
5,287,511	A	2/1994	Robinson et al.	5,586,044	A	12/1996	Agrawal et al.
5,287,532	A	2/1994	Hunt	5,587,921	A	12/1996	Agrawal et al.
5,294,119	A	3/1994	Vincent et al.	5,588,152	A	12/1996	Dapp et al.
5,301,284	A	4/1994	Estes et al.	5,590,345	A	12/1996	Barker et al.
5,301,344	A	4/1994	Kolchinsky	5,590,348	A	12/1996	Phillips et al.
5,303,172	A	4/1994	Magar et al.	5,596,742	A	1/1997	Agarwal et al.
5,336,950	A	8/1994	Popli et al.	5,600,265	A	2/1997	El Gamal et al.
5,343,406	A	8/1994	Freeman et al.	5,600,597	A	2/1997	Kean et al.
5,347,639	A	9/1994	Rechtschaffen et al.	5,600,845	A	2/1997	Gilson
5,349,193	A	9/1994	Mott et al.	5,606,698	A	2/1997	Powell
5,353,432	A	10/1994	Richek et al.	5,608,342	A	3/1997	Trimberger
5,355,508	A	10/1994	Kan	5,611,049	A	3/1997	Pitts
5,361,373	A	11/1994	Gilson	5,617,547	A	4/1997	Feeney et al.
5,365,125	A	11/1994	Goetting et al.	5,617,577	A	4/1997	Barker et al.
5,379,444	A	1/1995	Mumme	5,619,720	A	4/1997	Garde et al.
5,386,154	A	1/1995	Goetting et al.	5,625,806	A	4/1997	Kromer
5,386,518	A	1/1995	Reagle et al.	5,625,836	A	4/1997	Barker et al.
				5,627,992	A	5/1997	Baror

US RE44,383 E

5,634,131 A	5/1997	Matter et al.	5,933,642 A	8/1999	Greenbaum et al.
5,635,851 A	6/1997	Tavana	5,936,424 A	8/1999	Young et al.
5,642,058 A	6/1997	Trimberger et al.	5,943,242 A	8/1999	Vorbach et al.
5,646,544 A	7/1997	Iadanza	5,956,518 A *	9/1999	DeHon et al. 712/15
5,646,545 A	7/1997	Trimberger et al.	5,966,143 A	10/1999	Breternitz, Jr.
5,649,176 A	7/1997	Selvidge et al.	5,966,534 A	10/1999	Cooke et al.
5,649,179 A	7/1997	Steenstra et al.	5,970,254 A	10/1999	Cooke et al.
5,652,894 A	7/1997	Hu et al.	5,978,260 A	11/1999	Trimberger et al.
5,655,069 A	8/1997	Ogawara et al.	5,996,048 A	11/1999	Cherabuddi et al.
5,655,124 A	8/1997	Lin	6,011,407 A	1/2000	New
5,656,950 A	8/1997	Duong et al.	6,014,509 A	1/2000	Furtek et al.
5,657,330 A	8/1997	Matsumoto	6,020,758 A	2/2000	Patel et al.
5,659,785 A	8/1997	Pechanek et al.	6,021,490 A	2/2000	Vorbach et al.
5,659,797 A	8/1997	Zandveld et al.	6,023,564 A	2/2000	Trimberger
5,675,262 A	10/1997	Duong et al.	6,023,742 A	2/2000	Ebeling et al.
5,675,743 A	10/1997	Mavity	6,034,538 A	3/2000	Abramovici
5,675,757 A	10/1997	Davidson et al.	6,035,371 A	3/2000	Magloire
5,680,583 A	10/1997	Kuijsten	6,038,650 A	3/2000	Vorbach et al.
5,682,491 A	10/1997	Pechanek et al.	6,038,656 A	3/2000	Martin et al.
5,687,325 A	11/1997	Chang	6,044,030 A	3/2000	Zheng et al.
5,694,602 A	12/1997	Smith	6,047,115 A	4/2000	Mohan et al.
5,696,791 A	12/1997	Yeung	6,049,222 A	4/2000	Lawman
5,696,976 A	12/1997	Nizar et al.	6,049,866 A	4/2000	Earl
5,701,091 A	12/1997	Kean	6,052,773 A	4/2000	DeHon et al.
5,705,938 A	1/1998	Kean	6,054,873 A	4/2000	Laramie
5,706,482 A	1/1998	Matsushima et al.	6,055,619 A	4/2000	North et al.
5,713,037 A	1/1998	Wilkinson et al.	6,058,469 A	5/2000	Baxter
5,717,943 A	2/1998	Barker et al.	6,076,157 A	6/2000	Borkenhagen et al.
5,732,209 A	3/1998	Vigil et al.	6,078,736 A	6/2000	Guccione
5,734,869 A	3/1998	Chen	6,081,903 A	6/2000	Vorbach et al.
5,734,921 A	3/1998	Dapp et al.	6,085,317 A	7/2000	Smith
5,742,180 A *	4/1998	DeHon et al. 326/40	6,086,628 A	7/2000	Dave et al.
5,745,734 A	4/1998	Craft et al.	6,088,795 A	7/2000	Vorbach et al.
5,748,872 A	5/1998	Norman	6,092,174 A	7/2000	Roussakov
5,754,459 A	5/1998	Telikepalli	6,105,105 A	8/2000	Trimberger
5,754,827 A	5/1998	Barbier et al.	6,105,106 A	8/2000	Manning
5,754,871 A	5/1998	Wilkinson et al.	6,108,760 A	8/2000	Mirsky et al.
5,760,602 A	6/1998	Tan	6,118,724 A	9/2000	Higginbottom
5,761,484 A	6/1998	Agarwal et al.	6,119,181 A	9/2000	Vorbach et al.
5,773,994 A	6/1998	Jones	6,122,719 A	9/2000	Mirsky et al.
5,778,439 A	7/1998	Trimberger et al.	6,125,408 A	9/2000	McGee et al.
5,781,756 A	7/1998	Hung	6,127,908 A	10/2000	Bozler et al.
5,784,636 A	7/1998	Rupp	6,128,720 A	10/2000	Pechanek et al.
5,794,059 A	8/1998	Barker et al.	6,145,072 A	11/2000	Shams et al.
5,794,062 A	8/1998	Baxter	6,150,837 A	11/2000	Beal et al.
5,801,547 A	9/1998	Kean	6,150,839 A	11/2000	New et al.
5,801,715 A	9/1998	Norman	6,154,049 A	11/2000	New
5,801,958 A	9/1998	Dangelo et al.	6,172,520 B1	1/2001	Lawman et al.
5,802,290 A	9/1998	Casselman	6,173,419 B1	1/2001	Barnett
5,804,986 A	9/1998	Jones	6,173,434 B1	1/2001	Wirthlin et al.
5,815,004 A	9/1998	Trimberger et al.	6,178,494 B1	1/2001	Casselman
5,815,715 A	9/1998	Kayhan	6,188,650 B1	2/2001	Hamada et al.
5,815,726 A	9/1998	Cliff	6,202,182 B1	3/2001	Abramovici et al.
5,828,229 A	10/1998	Cliff et al.	6,212,544 B1	4/2001	Borkenhagen et al.
5,828,858 A	10/1998	Athanas	6,219,833 B1	4/2001	Solomon et al.
5,831,448 A	11/1998	Kean	6,230,307 B1	5/2001	Davis et al.
5,838,165 A	11/1998	Chatter	6,240,502 B1	5/2001	Panwar et al.
5,844,888 A	12/1998	Markkula	6,243,808 B1	6/2001	Wang
5,848,238 A	12/1998	Shimomura et al.	6,247,147 B1	6/2001	Beenstra et al.
5,854,918 A	12/1998	Baxter	6,252,792 B1	6/2001	Marshall et al.
5,857,109 A	1/1999	Taylor	6,260,114 B1	7/2001	Schug
5,859,544 A	1/1999	Norman	6,260,179 B1	7/2001	Ohsawa et al.
5,860,119 A	1/1999	Dockser	6,262,908 B1	7/2001	Marshall et al.
5,865,239 A	2/1999	Carr	6,263,430 B1	7/2001	Trimberger et al.
5,867,691 A *	2/1999	Shiraishi 713/400	6,266,760 B1	7/2001	DeHon et al.
5,867,723 A	2/1999	Chin et al.	6,279,077 B1	8/2001	Nasserbakht et al.
5,870,620 A	2/1999	Kadosumi et al.	6,282,627 B1	8/2001	Wong et al.
5,884,075 A	3/1999	Hester et al.	6,288,566 B1	9/2001	Hanrahan et al.
5,887,162 A	3/1999	Williams et al.	6,289,440 B1	9/2001	Casselman
5,889,533 A	3/1999	Lee	6,298,396 B1	10/2001	Loyer et al.
5,889,982 A	3/1999	Rodgers et al.	6,298,472 B1	10/2001	Phillips et al.
5,892,370 A	4/1999	Eaton et al.	6,311,200 B1	10/2001	Hanrahan et al.
5,892,961 A	4/1999	Trimberger et al.	6,321,366 B1	11/2001	Tseng et al.
5,894,565 A	4/1999	Furtek et al.	6,321,373 B1	11/2001	Ekanadham et al.
5,901,279 A	5/1999	Davis, III	6,338,106 B1	1/2002	Vorbach et al.
5,915,123 A	6/1999	Mirsky et al.	6,341,318 B1	1/2002	Dakhil
5,924,119 A	7/1999	Sindhu et al.	6,347,346 B1	2/2002	Taylor
5,927,423 A	7/1999	Wada et al.	6,349,346 B1	2/2002	Hanrahan et al.
5,933,023 A	8/1999	Young	6,362,650 B1	3/2002	New et al.

JP	6-266605	9/1994	Alfke, Peter; New, Bernie, <i>Xilinx Application Note</i> , "Implementing State Machines in LCA Devices," XAPP 027.001, 1994, pp. 8-169 through 8-172.
JP	07-086921	3/1995	Algotronix, Ltd., CAL64K Preliminary Data Sheet, Apr. 1989, pp. 1-24.
JP	8-148989	6/1995	Algotronix, Ltd., CAL4096 Datasheet, 1992, pp. 1-53.
JP	7-182160	7/1995	Algotronix, Ltd., CHS2x4 User Manual, "CHA2x4 Custom Computer," 1991, pp. 1-38.
JP	7-182167	7/1995	Allaire, Bill; Fischer, Bud, <i>Xilinx Application Note</i> , "Block Adaptive Filter," XAPP 055, Aug. 15, 1996 (Version 1.0), pp. 1-10.
JP	08-101761	4/1996	Altera Application Note (73), "Implementing FIR Filters in Flex Devices," Altera Corporation, Feb. 1998, ver. 1.01, pp. 1-23.
JP	8-102492	4/1996	Athanas, P. (Thesis), "An adaptive machine architecture and compiler for dynamic processor reconfiguration," Brown University 1992, pp. 1-157.
JP	8-106443	4/1996	Berkeley Design Technology, Inc., <i>Buyer's Guide to DSP Processors</i> , 1995, Fremont, CA., pp. 673-698.
JP	8-221164	8/1996	Bittner, R. et al., "Colt: An Experiment in Wormhole Run-Time Reconfiguration," Bradley Department of Electrical and Computer Engineering, Blacksburg, VA, SPIE—International Society for Optical Engineering, vol. 2914/187, Nov. 1996, Boston, MA, pp. 187-194.
JP	9-237284	9/1997	Camilleri, Nick; Lockhard, Chris, <i>Xilinx Application Note</i> , "Improving XC4000 Design Performance," XAPP 043.000, 1994, pp. 8-21 through 8-35.
JP	09-294069	11/1997	Cartier, Lois, <i>Xilinx Application Note</i> , "System Design with New XC4000EX I/O Features," Feb. 21, 1996, pp. 1-8.
JP	11-046187	2/1999	Chen, D., (Thesis) "Programmable arithmetic devices for high speed digital signal processing," U. California Berkeley 1992, pp. 1-175.
JP	11-184718	7/1999	Churcher, S., et al., "The XC6200 FastMap™ Processor Interface," Xilinx, Inc., Aug. 1995, pp. 1-8.
JP	2000-076066	3/2000	Cowie, Beth, <i>Xilinx Application Note</i> , "High Performance, Low Area, Interpolator Design for the XC6200," XAPP 081, May 7, 1997 (version 1.0), pp. 1-10.
JP	2000-311156	11/2000	Duncan, Ann, <i>Xilinx Application Note</i> , "A32x16 Reconfigurable Correlator for the XC6200," XAPP 084, Jul. 25, 1997 (Version 1.0), pp. 1-14.
JP	2001-167066	6/2001	Ebeling, C., et al., "RaPiD—Reconfigurable Pipelined Datapath," Dept. Of Computer Science and Engineering, U. Washington, 1996, pp. 126-135.
JP	2001-510650	7/2001	Epstein, D., "IBM Extends DSP Performance with Mfast—Powerful Chip Uses Mesh Architecture to Accelerate Graphics, Video," 1995 MicroDesign Resources, vol. 9, No. 16, Dec. 4, 1995, pp. 231-236.
JP	2001-236221	8/2001	Fawcett, B., "New SRAM-Based FPGA Architectures Address New Applications," Xilinx, Inc. San Jose, CA, Nov. 1995, pp. 231-236.
JP	2002-0033457	1/2002	Goslin, G; Newgard, B, <i>Xilinx Application Note</i> , "16-Tap, 8-Bit FIR Filter Applications Guide," Nov. 21, 1994, pp. 1-5.
JP	3-961028	8/2007	Iwanczuk, Roman, <i>Xilinx Application Note</i> , "Using the XC4000 RAM Capability," XAPP 031.000, 1994, pp. 8-127 through 8-138.
WO	A9004835	5/1990	Knapp, Steven, "Using Programmable Logic to Accelerate DSP Functions," Xilinx, Inc., 1995, pp. 1-8.
WO	WO90/11648	10/1990	New, Bernie, <i>Xilinx Application Note</i> , "Accelerating Loadable Counters in SC4000," XAPP 023.001, 1994, pp. 8-82 through 8-85.
WO	A9311503	6/1993	New, Bernie, <i>Xilinx Application Note</i> , "Boundary Scan Emulator for XC3000," XAPP 007.001, 1994, pp. 8-53 through 8-59.
WO	WO94/06077	3/1994	New, Bernie, <i>Xilinx Application Note</i> , "Ultra-Fast Synchronous Counters," XAPP 014.001, 1994, pp. 8-78 through 8-81.
WO	94/08399	4/1994	New, Bernie, <i>Xilinx Application Note</i> , "Using the Dedicated Carry Logic in XC4000," XAPP 013.001, 1994, pp. 8-105 through 8-115.
WO	95/00161	1/1995	New, Bernie, <i>Xilinx Application Note</i> , "Complex Digital Waveform Generator," XAPP 008.002, 1994, pp. 8-163 through 8-164.
WO	95/26001	9/1995	New, Bernie, <i>Xilinx Application Note</i> , "Bus-Structured Serial Input-Output Device," XAPP 010.001, 1994, pp. 8-181 through 8-182.
WO	0707269 A	4/1996	Ridgeway, David, <i>Xilinx Application Note</i> , "Designing Complex 2-Dimensional Convolution Filters," XAPP 037.000, 1994, pp. 8-175 through 8-177.
WO	WO98/26356	6/1998	Rowson, J., et al., "Second-generation compilers optimize semicustom circuits," Electronic Design, Feb. 19, 1987, pp. 92-96.
WO	WO98/28697	7/1998	Schewel, J., "A Hardware/Software Co-Design System using Configurable Computing Technology," Virtual Computer Corporation, Reseda, CA, IEEE 1998, pp. 620-625.
WO	WO98/29952	7/1998	Segers, Dennis, Xilinx Memorandum, "MIKE—Product Description and MRD," Jun. 8, 1994, pp. 1-29.
WO	WO98/31102	7/1998	
WO	WO98/035294	8/1998	
WO	WO98/35299	8/1998	
WO	WO99/00731	1/1999	
WO	WO99/00739	1/1999	
WO	WO99/32975	7/1999	
WO	WO99/40522	8/1999	
WO	WO99/44120	9/1999	
WO	WO99/44147	9/1999	
WO	WO00/17771	3/2000	
WO	WO00/38087	6/2000	
WO	00/45282	8/2000	
WO	WO00/77652	12/2000	
WO	WO02/13000	2/2002	
WO	WO02/21010	3/2002	
WO	WO02/29600	4/2002	
WO	WO02/071248	9/2002	
WO	WO02/071249	9/2002	
WO	WO02/103532	12/2002	
WO	WO03/017095	2/2003	
WO	WO03/023616	3/2003	
WO	WO03/025781	3/2003	
WO	WO03/032975	4/2003	
WO	WO03/036507	5/2003	
WO	WO 03/091875	11/2003	
WO	WO 2004/053718	6/2004	
WO	WO2005/045692	5/2005	

OTHER PUBLICATIONS

Almasi and Gottlieb, *Highly Parallel Computing*, The Benjamin/Cummings Publishing Company, Inc., Redwood City, CA, 1989, 3 pages (Fig. 4.1).

Advanced RISC Machines Ltd (ARM), "AMBA—Advanced Microcontroller Bus Architecture Specification," (Document No. ARM IHI 0001C), Sep. 1995, 72 pages.

Alfke, Peter; New, Bernie, *Xilinx Application Note*, "Additional XC3000 Data," XAPP 024.000, 1994, pp. 8-11 through 8-20.

Alfke, Peter; New, Bernie, *Xilinx Application Note*, "Adders, Subtracters and Accumulators in XC3000," XAPP 022.000, 1994, pp. 8-98 through 8-104.

Alfke, Peter, *Xilinx Application Note*, "Megabit FIFO in Two Chips: One LCA Device and One DRAM," XAPP 030.000, 1994, pp. 8-148 through 8-150.

Alfke, Peter, *Xilinx Application Note*, "Dynamic Reconfiguration," XAPP 093, Nov. 10, 1997, pp. 13-45 through 13-46.

- Texas Instruments, "TMS320C8x System-Level Synopsis," Sep. 1995, 75 pages.
- Texas Instruments, "TMS320C80 Digital Signal Processor," Data Sheet, Digital Signal Processing Solutions 1997, 171 pages.
- Texas Instruments, "TMS320C80 (MVP) Parallel Processor," User's Guide, Digital Signal Processing Products 1995, 73 pages.
- Trainor, D.W., et al., "Implementation of the 2D DCT Using A Xilinx XC6264 FPGA," 1997, IEEE Workshop of Signal Processing Systems SiPS 97, pp. 541-550.
- Trimberger, S. (Ed.) et al., "Field-Programmable Gate Array Technology," 1994, Kluwer Academic Press, pp. 1-258 (and the Title Page, Table of Contents, and Preface) [274 pages total].
- Trimberger, S., "A Reprogrammable Gate Array and Applications," IEEE 1993, Proceedings of the IEEE, vol. 81, No. 7, Jul. 1993, pp. 1030-1041.
- Trimberger, S., et al., "A Time-Multiplexed FPGA," Xilinx, Inc., 1997 IEEE, pp. 22-28.
- Ujvari, Dan, *Xilinx Application Note*, "Digital Mixer in an XC7272," XAPP 035.002, 1994, p. 1.
- Veendrick, H., et al., "A 1.5 GIPS video signal processor (VSP)," Philips Research Laboratories, The Netherlands, IEEE 1994 Custom Integrated Circuits Conference, pp. 95-98.
- Wilkie, Bill, *Xilinx Application Note*, "Interfacing XC6200 to Microprocessors (TMS320C50 Example)," XAPP 064, Oct. 9, 1996 (Version 1.1), pp. 1-9.
- Wilkie, Bill, *Xilinx Application Note*, "Interfacing XC6200 to Microprocessors (MC68020 Example)," XAPP 063, Oct. 9, 1996 (Version 1.1), pp. 1-8.
- XCELL, Issue 18, Third Quarter 1995, "Introducing three new FPGA Families!"; "Introducing the XC6200 FPGA Architecture: The First FPGA Architecture Optimized for Coprocessing in Embedded System Applications," 40 pages.
- Xilinx Application Note*, Advanced Product Specification, "XC6200 Field Programmable Gate Arrays," Jun. 1, 1996 (Version 1.0), pp. 4-253-4-286.
- Xilinx Application Note*, A Fast Constant Coefficient Multiplier for the XC6200, XAPP 082, Aug. 24, 1997 (Version 1.0), pp. 1-5.
- Xilinx Technical Data, "XC5200 Logic Cell Array Family," Preliminary (v1.0), Apr. 1995, pp. 1-43.
- Xilinx Data Book, "The Programmable Logic Data Book," 1996, 909 pages.
- Xilinx, Series 6000 User's Guide, Jun. 26, 1997, 223 pages.
- Yeung, K., (Thesis) "A Data-Driven Multiprocessor Architecture for High Throughput Digital Signal Processing," Electronics Research Laboratory, U. California Berkeley, Jul. 10, 1995, pp. 1-153.
- Yeung, L., et al., "A 2.4GOPS Data-Driven Reconfigurable Multiprocessor IC for DSP," Dept. of EECS, U. California Berkeley, 1995 IEEE International Solid State Circuits Conference, pp. 108-110.
- Zilog Preliminary Product Specification, "Z86C95 CMOS Z8 Digital Signal Processor," 1992, pp. 1-82.
- Zilog Preliminary Product Specification, "Z89120 Z89920 (ROMless) 16-Bit Mixed Signal Processor," 1992, pp. 1-82.
- Defendants' Invalidity Contentions in *PACT XPP Technologies, AG v. Xilinx, Inc., et al.*, (E.D. Texas Dec. 28, 2007) (No. 2:07cv563), including Exhibits a through K in separate PDF files.
- Chaudhry, G.M. et al., "Separated caches and buses for multiprocessor system," Circuits and Systems, 1993; Proceedings of the 36th Midwest Symposium on Detroit, MI, USA, Aug. 16-18, 1993, New York, NY IEEE, Aug. 16, 1993, pp. 1113-1116, XP010119918 ISBN: 0-7803-1760-2.
- Culler, D.E.; Singh, J.P., "Parallel Computer Architecture," pp. 434-437, 1999, Morgan Kaufmann, San Francisco, CA USA, XP002477559.
- Jantsch, Axel et al., "Hardware/Software Partitioning and Minimizing Memory Interface Traffic," Electronic System Design Laboratory, Royal Institute of Technology, ESDLab, Electrum 229, S-16440 Kista, Sweden (Apr. 1994), pp. 226-231.
- Lange, H. et al., "Memory access schemes for configurable processors," Field-Programmable Logic and Applications, International Workshop, FPL, Aug. 27, 2000, pp. 615-625, XP02283963.
- Lee, Ming-Hau et al., "Designs and Implementation of the MorphoSys Reconfigurable Computing Processors," The Journal of VLSI Signal Processing, Kluwer Academic Publishers, BO, vol. 24, No. 2-3, Mar. 2, 2000, pp. 1-29.
- Mei, Bingfeng et al., "Adres: An Architecture with Tightly Coupled VLIW Processor and Coarse-Grained Reconfigurable Matrix," Proc. *Field-Programmable Logic and Applications (FPL 03)*, Springer, 2003, pp. 61-70.
- Atmel, 5-K-50K Gates Coprocessor FPGA with Free Ram, Data Sheet, Jul. 2006, 55 pages.
- Atmel, FPGA-based FIR Filter Application Note, Sep. 1999, 10 pages.
- Atmel, "An Introduction to DSP Applications using the AT40K FPGA," FPGA Application Engineering, San Jose, CA, Apr. 2004, 15 pages.
- Atmel, Configurable Logic Design & Application Book, Atmel Corporation, 1995, pp. 2-19 through 2-25.
- Atmel, Field Programmable Gate Array Configuration Guide, AT6000 Series Configuration Data Sheet, Sep. 1999, pp. 1-20.
- Cardoso, J.M.P. et al., "Compilation and Temporal Partitioning for a Coarse-Grain Reconfigurable Architecture," Lysacht, P. & Rosentiel, W. eds., "New Algorithms, Architectures and Applications for Reconfigurable Computing," (2005) pp. 105-115.
- Cardoso, J.M.P. et al., "Macro-Based Hardware Compilation of Javan™ Bytecodes into a Dynamic Reconfigurable Computing System," Field-Programmable Custom Computing Machines (1999) FCCM '99. Proceedings. Seventh Annual IEEE Symposium on Napa Valley, CA, USA, Apr. 21-23, 1999, IEEE Comput. Soc, US, (Apr. 21, 1999) pp. 2-11.
- Clearspeed, CSX Processor Architecture, Whitepaper, PN-1110-0702, 2007, pp. 1-15, www.clearspeed.com.
- Clearspeed, CSX Processor Architecture, Whitepaper, PN-1110-0306, 2006, pp. 1-14, www.clearspeed.com.
- Cook, Jeffrey J., "The Amalgam Compiler Infrastructure," Thesis at the University of Illinois at Urbana-Champaign (2004) Chapter 7 & Appendix G.
- Cronquist, D. et al., Architecture Design of Reconfigurable Pipelined Datapaths, Department of Computer Science and Engineering, University of Washington, Seattle, WA, Proceedings of the 20th Anniversary Conference on Advanced Research in VLSI, 1999, pp. 1-15.
- DeHon, Andre, "Reconfigurable Architectures for General-Purpose Computing," Massachusetts Institute of Technology, Technical Report AITR-1586, Oct. 1996, XP002445054, Cambridge, MA, pp. 1-353.
- Ebeling, C. et al., "Mapping Applications to the RaPiD Configurable Architecture," Department of Computer Science and Engineering, University of Washington, Seattle, WA, *FPGAs for Custom Computing Machines, 1997. Proceedings., The 5th Annual IEEE Symposium*, Publication Date: Apr. 16-18, 1997, 10 pages.
- Equator, Pixels to Packets, Enabling Multi-Format High Definition Video, Equator Technologies BSP-15 Product Brief, www.equator.com, 2001, 4 pages.
- Fawcett, B.K., "Map, Place and Route: The Key to High-Density PLD Implementation," Wescon Conference, IEEE Center (Nov. 7, 1995) pp. 292-297.
- Freescale Slide Presentation, An Introduction to Motorola's RCF (Reconfigurable Compute Fabric) Technology, Presented by Frank David, Launched by Freescale Semiconductor, Inc., 2004, 39 pages.
- Hendrich, N., et al., "Silicon Compilation and Rapid Prototyping of Microprogrammed VLSI-Circuits with Mimola and Solo 1400," *Microprocessing & Microprogramming* (Sep. 1992) vol. 35(1-5), pp. 287-294.
- Hwang, K., "Computer Architecture and Parallel Processing," Data Flow Computers and VLSI Computations, XP-002418655, 1985 McGraw-Hill, Chapter 10, pp. 732-807.
- Inside DSP, "Ambric Discloses Massively Parallel Architecture," Aug. 23, 2006, HTTP://insidedsp.com/tabid/64/articleType/ArticleView/articleId/155/Default.aspx, 2 pages.
- Intel, Intel MXP5800/MXP5400 Digital Media Processors, Architecture Overview, Jun. 2004, Revision 2.4, pp. 1-24.
- Kean, T.A., "Configurable Logic: A Dynamically Programmable Cellular Architecture and its VLSI Implementation," University of Edinburgh (Dissertation) 1988, pp. 1-286.

- Kean, T., et al., "A Fast Constant Coefficient Multiplier for the XC6200," Xilinx, Inc., Lecture Notes in Computer Science, vol. 1142, Proceedings of the 6th International Workshop of Field-Programmable Logic, 1996, 7 pages.
- Koch, Andreas et al., "High-Level-Language Compilation for Reconfigurable Computers," Proceedings of European Workshop on Reconfigurable Communication-Centric SOCS (Jun. 2005) 8 pages.
- Maxfield, C., "Logic that Mutates While-U-Wait," EDN (Bur. Ed) (USA), EDN (European Edition), Nov. 7, 1996, Cahners Publishing, USA, pp. 137-140, 142.
- Mei, Bingfeng, "A Coarse-Grained Reconfigurable Architecture Template and Its Compilation Techniques," Katholieke Universiteit Leuven, PhD Thesis, Jan. 2005, IMEC vzw, Universitair Micro-Electronica Centrum, Belgium, pp. 1-195 (and Table of Contents).
- Mei, Bingfeng, et al., "Design and Optimization of Dynamically Reconfigurable Embedded Systems," IMEC vzw, 2003, Belgium, 7 pages, http://www.imec.be/reconfigurable/pdf/ICERSA_01_design.pdf.
- Miyamori, T. et al., "REMAR: Reconfigurable Multimedia Array Coprocessor," Computer Systems Laboratory, Stanford University, IEICE Transactions on Information and Systems E Series D, 1999; (abstract): Proceedings of the 1998 ACM/SIGDA sixth international symposium on Field programmable gate arrays, p. 261, Feb. 22-25, 1998, Monterey, California, United States, pp. 1-12.
- Moraes, F., et al., "A Physical Synthesis Design Flow Based on Virtual Components," XV Conference on Design of Circuits and Integrated Systems (Nov. 2000) 6 pages.
- Murphy, C., "Virtual Hardware Using Dynamic Reconfigurable Field Programmable Gate Arrays," Engineering Development Centre, Liverpool John Moores University, UK, GERI Annual Research Symposium 2005, 8 pages.
- Nageldinger, U., "Design-Space Exploration for Coarse Grained Reconfigurable Architectures," (Dissertation) Universitaet Kaiserslautern, 2000, Chapter 2, pp. 19-45.
- Neumann, T., et al., "A Generic Library for Adaptive Computing Environments," Field Programmable Logic and Applications, 11th International Conference, FPL 2001, Proceedings (Lecture Notes in Computer Science, vol. 2147) (2001) pp. 503-512.
- Olukotun, K., "The Case for a Single-Chip Microprocessor," ACM Sigplan Notices, ACM, Association for Computing Machinery, New York, vol. 31, No. 9, Sep. 1996 pp. 2-11.
- Saleeba, Z.M.G., "A Self-Reconfiguring Computer System," Department of Computer Science, Monash University (Dissertation) 1998, pp. 1-306.
- Schönfeld, M., et al., "The LISA Design Environment for the Synthesis of Array Processors Including Memories for the Data Transfer and Fault Tolerance by Reconfiguration and Coding Techniques," J. VLSI Signal Processing Systems for Signal, Image, and Video Technology, (Oct. 1, 1995) vol. 11(1/2), pp. 51-74.
- Shin, D., et al., "C-based Interactive RTL Design Methodology," Technical Report CECS-03-42 (Dec. 2003) pp. 1-16.
- Singh, H. et al., "MorphoSys: An Integrated Reconfigurable System for Data-Parallel Computation-Intensive Applications," University of California, Irvine, CA. And Federal University of Rio de Janeiro, Brazil, 2000, IEEE Transactions on Computers, pp. 1-35.
- Sondervan, J., "Retiming and logic synthesis," Electronic Engineering (Jan. 1993) vol. 65(793), pp. 33, 35-36.
- Soni, M., "VLSI Implementation of a Wormhole Run-time Reconfigurable Processor," Jun. 2001, (Masters Thesis) Virginia Polytechnic Institute and State University, 88 pages.
- Kanter, David, "NVIDIA's GT200: Inside a Parallel Processor," <http://www.realworldtech.com/page.cfm?ArticleID=RWT090989195242&p=1>, Sep. 8, 2008, 27 pages.
- Xilinx, "Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays," (v2.2) Sep. 10, 2002, Xilinx Production Product Specification, pp. 1-52.
- Xilinx, "Virtex-II and Virtex-II Pro X FPGA Platform FPGAs: Complete Data Sheet," (v4.6) Mar. 5, 2007, pp. 1-302.
- Xilinx, "Virtex-II Platform FPGAs: Complete Data Sheet," (v3.5) Nov. 5, 2007, pp. 1-226.
- Asari, et al., "FeRAM circuit technology for system on a chip," *Proceedings First NASA/DoD Workshop on Evolvable Hardware*, pp. 193-197 (1999).
- Lee, et al., "Multimedia extensions for general-purpose processors," *IEEE Workshop on Signal Processing Systems, SIPS 97—Design and Implementation*, pp. 9-23 (1997).
- Pirsch, et al., "VLSI implementations of image and video multimedia processing systems," *IEEE Transactions on Circuits and Systems for Video Technology* 8(7): 878-891 (Nov. 1998).
- Salefski, et al., "Re-configurable computing in wireless," *Annual ACM IEEE Design Automation Conference: Proceedings of the 38th conference on Design automation*, pp. 178-183 (2001).
- Schmidt, et al., "Datawave: A Single-Chip Multiprocessor for Video Applications," *IEEE Micro* 11(3): 22-25 and 88-94 (Jun. 1991).
- Advanced RISC Machines, "Introduction to AMBA," Section 1, pp. 1-1 to 1-7 (Oct. 1996).
- ARM, "The Architecture for the Digital World," <http://www.arm.com/products>, 3 pages (Mar. 18, 2009).
- ARM, "The Architecture for the Digital World; Milestones," <http://www.arm.com/aboutarm/milestones.html>, 5 pages (Mar. 18, 2009).
- Del Corso, et al., "Microcomputer Buses and Links," Academic Press Inc. Ltd., pp. 138-143, 277-285 (1986).
- "IEEE Standard Test Access Port and Boundary-Scan Architecture," IEEE Std. 1149.1-1990, pp. 1-127 (1993).
- PCI Local Bus Specification, Production Version, Revision 2.1, Portland, OR, pp. 1-281 (Jun. 1, 1995).
- "The Programmable Logic Data Book," XILINX, Inc., Section 2, pp. 1-240, Section 8, pp. 1, 23-25, 29, 45-52, 169-172 (1994).
- U.S. Appl. No. 60/109,417, filed Nov. 18, 1998, Jefferson et al.
- Becker et al., "Automatic Parallelism Exploitation for FPL-Based Accelerators," 1998, Proc. 31st Annual Hawaii International Conference on System Sciences, pp. 169-178.
- Kim et al., "A Reconfigurable Multifunction Computing Cache Architecture," *IEEE Transactions on Very Large Scale Integration (VLSI) Systems* vol. 9, Issue 4, Aug 2001 pp. 509-523.
- PACT Corporation, "The XPP Communication System," Technical Report 15 (2000), pp. 1-16.
- Parhami, B., "Parallel Counters for Signed Binary Signals," *Signals, Systems and Computers*, 1989, Twenty-Third Asilomar Conference, vol. 1, pp. 513-516.
- Schmidt, H. et al., "Behavioral synthesis for FGPA-based computing," Carnegie Mellon University, Pittsburgh, PA, 1994 IEEE, pp. 125-132.
- Vasell et al., "The Function Processor: A Data-Driven Processor Array for Irregular Computations," Chalmers University of Technology, Sweden, 1992, pp. 1-21.
- Waingold, E., et al., "Baring it all to software: Raw machines," *IEEE Computer*, Sep. 1997, at 86-93.
- Weinhardt, Markus et al., "Memory Access Optimization for Reconfigurable Systems," *IEEE Proceedings Computers and Digital Techniques*, 48(3) (May 2001) pp. 1-16.
- Wolfe, M. et al., "High Performance Compilers for Parallel Computing" (Addison-Wesley 1996) Table of Contents, 11 pages.
- Zima, H. et al., "Supercompilers for parallel and vector computers" (Addison-Wesley 1991) Table of Contents, 5 pages.
- Abnous et al., "Ultra-Low-Power Domain-Specific Multimedia Processors," U.C. Berkeley, 1996 IEEE, pp. 461-470.
- Abnous et al., "The Pleiades Architecture," U.C. Berkeley, Chapter I of the Application of Programmable DSPs in Mobile Communications, A. Gatherer and A. Auslander, Ed., Wiley, 2002, pp. 1-33.
- Chen et al., "A Reconfigurable Multiprocessor IC for Rapid Prototyping of Algorithmic-Specific High-Speed DSP Data Paths," 1992 IEEE, pp. 1895-1904.
- Sutton et al., "A Multiprocessor DSP System Using PADDI-2," U.C. Berkeley, 1998 ACM, pp. 62-65.
- Yeung et al., "A Reconfigurable Data-driven Multiprocessor Architecture for Rapid Prototyping of High Throughput DSP Algorithms," U.C. Berkeley, 1993 IEEE, pp. 169-178.
- Yeung et al., "A Data-Driven Architecture for Rapid Prototyping of High Throughput DSP Algorithms," U.C. Berkeley, 1993 IEEE, pp. 225-234.
- Zhang, et al., "A 1V Heterogeneous Reconfigurable Processor IC for Baseband Wireless Applications." U.C. Berkeley, 2000 IEEE, 12 pages.

- Zhang et al., "Abstract: Low-Power Heterogeneous Reconfigurable Digital Signal Processors with Energy-Efficient Interconnect Network," U.C. Berkeley, pp. 1-120.
- Ohmsha, "Information Processing Handbook," edited by the Information Processing Society of Japan, pp. 376, Dec. 21, 1998.
- Altera Corporation product description, Flex 8000 Programmable Logic Device Family, Jan. 2003, Ver. 11.1, pp. 1-62.
- Altera Corporation product description, Flex 10K Embedded Programmable Logic Device Family, Jan. 2003, Ver. 4.2, pp. 1-128.
- Xilinx product description, XC6200 Field Programmable Gate Arrays, Ver. 1.10, Apr. 24, 1997, pp. 1-73.
- Xilinx product description, XC3000 Series Field Programmable Gate Arrays (XC3000A/L, XC3100A/L), Ver. 3.1, Nov. 9, 1998, pp. 1-76.
- Xilinx product description, XC4000E and XC4000X Series Field Programmable Gate Arrays, Ver. 1.6, May 14, 1999, pp. 1-68.
- Culler, D.E; Singh, J.P., "Parallel Computer Architecture," p. 17, 1999, Morgan Kaufmann, San Francisco, CA USA, XP002477559.
- Short, Kenneth L., *Microprocessors and Programmed Logic*, Prentice Hall, Inc., New Jersey 1981, p. 34.
- Webster's Ninth New Collegiate Dictionary, Merriam-Webster, Inc., 1990, p. 332 (definition of "dedicated").
- Becker, J., "A Partitioning Compiler for Computers with Xputer-based Accelerators," 1997, Kaiserslautern University, 326 pp.
- Hartenstein et al., "Parallelizing Compilation for a Novel Data-Parallel Architecture," 1995, PCAT-94, Parallel Computing: Technology and Practice, 13 pp.
- Hartenstein et al., "A Two-Level Co-Design Framework for Xputer-based Data-driven Reconfigurable Accelerators," 1997, Proceedings of the Thirtieth Annual Hawaii International Conference on System Sciences, 10 pp.
- Huang, Libo et al., "A New Architecture for Multiple-Precision Floating-Point Multiply-Add Fused Unit Design," School of Computer National University of Defense Technology, China, IEEE 2007, 8 pages.
- IMEC, "ADRES multimedia processor & 3MF multimedia platform," Transferable IP, IMEC Technology Description, (Applicants believe the date to be Oct. 2005), 3 pages.
- Jo, Manhwee et al., "Implementation of Floating-Point Operations for 3D Graphics on a Coarse-Grained Reconfigurable Architecture," Design Automation Laboratory, School of EE/CS, Seoul National University, Korea, IEEE 2007, pp. 127-130.
- Xilinx, White Paper 370: (Virtex-6 and Spartan-6 FPGA Families) "Reducing Switching Power with Intelligent Clock Gating," Frederic Rivoallon, May 3, 2010, pp. 1-5.
- Xilinx, White Paper 298: (Spartan-6 and Virtex-6 Devices) "Power Consumption at 40 and 50 nm," Matt Klein, Apr. 13, 2009, pp. 1-21.
- Altera, "2. TriMatrix Embedded Memory Blocks in Stratix & Stratix GX Devices," Altera Corporation, Jul. 2005, 28 pages.
- Altera, "Apex II Programmable Logic Device Family," Altera Corporation Data Sheet, Aug. 2002, Ver. 3.0, 99 pages.
- "BlueGene/L—Hardware Architecture Overview," BlueGene/L design team, IBM Research, Oct. 17, 2003 slide presentation, pp. 1-23.
- "BlueGene/L: the next generation of scalable supercomputer," Kissel et al., Lawrence Livermore National Laboratory, Livermore, California, Nov. 18, 2002, 29 pages.
- BlueGene Project Update, Jan. 2002, IBM slide presentation, 20 pages.
- BlueGene/L, "An Overview of the BlueGene/L Supercomputer," The BlueGene/L Team, IBM and Lawrence Livermore National Laboratory, 2002 IEEE. pp. 1-22.
- Epstein, Dave, "IBM Extends DSP Performance with Mfext," Microprocessor Report, vol. 9, No. 16 (MicroDesign Resources), Dec. 4, 1995, pp. 1-4 [XL0029013].
- Galanis, M.D. et al., "Accelerating Applications by Mapping Critical Kernels on Coarse-Grain Reconfigurable Hardware in Hybrid Systems," Proceedings of the 13th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, 2005, 2 pages.
- Guo, Z. et al., "A Compiler Intermediate Representation for Reconfigurable Fabrics," University of California, Riverside, Dept. of Electrical Engineering, IEEE 2006, 4 pages.
- Gwennap, Linley, "P6 Underscores Intel's Lead," Microprocessor Report, vol. 9., No. 2, Feb. 16, 1995 (MicroDesign Resources), p. 1 and pp. 6-15.
- Gwennap, Linley, "Intel's P6 Bus Designed for Multiprocessing," Microprocessor Report, vol. 9, No. 7 (MicroDesign Resources), May 30, 1995, p. 1 and pp. 6-10.
- Intel, "Pentium Pro Family Developer's Manual , vol. 3: Operating System Writer's Guide," Intel Corporation, Dec. 1995, [submitted in 4 PDF files: Part I, Part II, Part III and Part IV], 458 pages.
- U.S. Appl. No. 90/010,979, filed May 4, 2010, Vorbach et al.
- U.S. Appl. No. 90/011,087, filed Jul. 8, 2010, Vorbach et al.
- Hauser, John Reid, (Dissertation) "Augmenting A Microprocessor with Reconfigurable Hardware," University of California, Berkeley, Fall 2000, 255 pages. (submitted in 3 PDFs, Parts 1-3).
- Hauser, John R., "The Garp Architecture," University of California at Berkeley, Computer Science Division, Oct. 1997, pp. 1-55.
- Venkatachalam et al., "A highly flexible, distributed multiprocessor architecture for network processing," Computer Networks, The International Journal of Computer and Telecommunications Networking, vol. 41, No. 5, Apr. 5, 2003, pp. 563-568.
- Xilinx, "Virtex-II and Virtex-II Pro X FPGA User Guide," Mar. 28, 2007, Xilinx user guide, pp. 1-559.
- Xilinx, Inc.'s and Avnet, Inc.'s Disclosure Pursuant to P.R. 4-2; *PACT XPP Technologies, AG. v. Xilinx, Inc. and Avnet, Inc.*, Case No. 2:07-cv-00563-TJW-CE, U.S. District Court for the Eastern District of Texas, Dec. 28, 2007, 4 pages.
- Xilinx, Inc.'s and Avnet, Inc.'s Disclosure Pursuant to P.R. 4-1; *PACT XPP Technologies, AG. v. Xilinx, Inc. and Avnet, Inc.*, Case No. 2:07-cv-00563-TJW-CE, U.S. District Court for the Eastern District of Texas, Dec. 28, 2007, 9 pages.
- Defendant's Claim Construction Chart for P.R 4-2 Constructions and Extrinsic Evidence for Terms Proposed by Defendants, *PACT XPP Technologies, AG. v. Xilinx, Inc. and Avnet, Inc.*, Case No. 2:07-cv-00563-TJW-CE, U.S. District Court for the Eastern District of Texas, Dec. 28, 2007, pp. 1-19.
- PACT's P.R. 4-1 List of Claim Terms for Construction, *PACT XPP Technologies, AG. v. Xilinx, Inc. and Avnet, Inc.*, Case No. 2:07-cv-00563-TJW-CE, U.S. District Court for the Eastern District of Texas, Dec. 28, 2007, pp. 1-7.
- PACT's P.R. 4-2 Preliminary Claim Constructions and Extrinsic Evidence, *PACT XPP Technologies, AG. v. Xilinx, Inc. and Avnet, Inc.*, Case No. 2:07-cv-00563-TJW-CE, U.S. District Court for the Eastern District of Texas, Dec. 28, 2007, pp. 1-16, and Exhibits re Extrinsic Evidence Parts in seven (7) separate additional PDF files (Parts 1-7).
- Altera, "APEX 20K Programmable Logic Device Family," Altera Corporation Data Sheet, Mar. 2004, ver. 5.1, pp. 1-117.
- Ballagh et al., "Java Debug Hardware Models Using JBits," 8th Reconfigurable Architectures Workshop, 2001, 8 pages.
- Bellows et al., "Designing Run-Time Reconfigurable Systems with JHDL," Journal of VLSI Signal Processing, vol. 28, Kluwer Academic Publishers, The Netherlands, 2001, pp. 29-45.
- Guccione et al., "JBits: Java based interface for reconfigurable computing," Xilinx, Inc., San Jose, CA, 1999, 9 pages.
- Price et al., "Debug of Reconfigurable Systems," Xilinx, Inc., San Jose, CA, Proceedings of SPIE, 2000, pp. 181-187.
- Sundararajan et al., "Testing FPGA Devices Using JBits," Proc. MAPLD 2001, Maryland, USA, Katz (ed.), NASA, CA, 8 pages.
- ARM Limited, "ARM Architecture Reference Manual," Dec. 6, 2000, pp. A10-6-A10-7.
- Li, Zhiyuan, et al., "Configuration prefetching techniques for partial reconfigurable coprocessor with relocation and defragmentation," International Symposium on Field Programmable Gate Arrays, Feb. 1, 2002, pp. 187-195.
- Melvin, Stephen et al., "Hardware Support for Large Atomic Units in Dynamically Scheduled Machines," Computer Science Division, University of California, Berkeley, IEEE (1988), pp. 60-63.
- Roterberg, Eric., et al., "Trace Cache: a Low Latency Approach to High Bandwidth Instruction Fetching," Proceedings of the 29th Annual International Symposium on Microarchitecture, Paris, France, IEEE (1996), 12 pages.
- Villasenor, John, et al., "Configurable Computing," *Scientific American*, vol. 276, No. 6, Jun. 1997, pp. 66-71.

- Villasenor, John, et al., "Configurable Computing Solutions for Automatic Target Recognition," *IEEE*, 1996 pp. 70-79.
- Tau, Edward, et al., "A First Generation DPGA Implementation," *FPD '95*, pp. 138-143.
- Athanas, Peter, et al., "IEEE Symposium on FPGAs For Custom Computing Machines," *IEEE Computer Society Press*, Apr. 19-21, 1995, pp. i-vii, 1-222.
- Bittner, Ray, A., Jr., "Wormhole Run-Time Reconfiguration: Conceptualization and VLSI Design of a High Performance Computing system," *Dissertation*, Jan. 23, 1997, pp. i-xx, 1-415.
- Myers, G., *Advances in Computer Architecture*, Wiley-Interscience Publication, 2nd ed., John Wiley & Sons, Inc. pp. 463-494, 1978.
- M. Saleeba, "A Self-Contained Dynamically Reconfigurable Processor Architecture", Sixteenth Australian Computer Science Conference, ASCS-16, QLD, Australia, Feb. 1993.
- M. Morris Mano, "Digital Design," by Prentice Hall, Inc., Englewood Cliffs, New Jersey 07632, 1984, pp. 119-125, 154-161.
- Norman, Richard S., *Hyperchip Business Summary*, The Opportunity, Jan. 31, 2000, pp. 1-3.
- Maxfield, C. "Logic that Mutates While-U-Wait" *EDN (Bur. Ed) (USA)*, *EDN (European Edition)*, Nov. 7, 1996, Cahners Publishing, USA.
- Ade, et al., "Minimum Memory Buffers in DSP Applications," *Electronics Letters*, vol. 30, No. 6, Mar. 17, 1994, pp. 469-471.
- Alippi, C., et al., "Determining the Optimum Extended Instruction Set Architecture for Application Specific Reconfigurable VLIW CPUs," *IEEE*, 2001, pp. 50-56.
- Arabi et al., "PLD Integrates Dedicated High-speed Data Buffering, Complex State Machine, and Fast Decode Array," conference record on WESCON '93, Sep. 28, 1993, pp. 432-436.
- Athanas P. "A Functional Reconfigurable Architecture and Compiler for Adoptive Computing," *IEEE*, pp. 49-55.
- Athanas, P. et al., "An Adaptive Hardware Machine Architecture and Compiler for Dynamic Processor Reconfiguration", *IEEE, Laboratory for Engineering Man/Machine Systems Division of Engineering*, Box D, Brown University Providence, Rhode Island, 1991, pp. 397-400.
- Baumgarte, et al., PACT XPP "A Self-reconfigurable Data Processing Architecture," PACT Info. GMBH, Munchen Germany 2001.
- Becker, et al., "Parallelization in Co-compilation for Configurable Accelerators—a Host/accelerator Partitioning Compilation Method," proceedings of Asia and South Pacific Design Automation Conference, Yokohama, Japan, Feb. 10-13, 1998.
- Cadambi, et al., "Management Pipeline-reconfigurable FPGAs," *ACM*, 1998, pp. 55-64.
- Callahan, T. et al. "The Garp Architecture and C Copiler," *Computer*, Apr. 2000, pp. 62-69.
- Cardoso, "Compilation of Java™ Algorithms onto Reconfigurable Computing Systems with Exploitation of Operation-Level Parallelism," Ph.D. Thesis, Universidade Technica de Lisboa (UTL), Lisbon, Portugal Oct. 2000 (English Abstract included).
- Diniz et al., "Automatic Synthesis of Data Storage and Control Structures for FPGA-based Computing Engines", 2000, *IEEE*, pp. 91-100.
- Donandt, "Improving Response Time of Programmable Logic Controllers by Use of a Boolean Coprocessor", AEG Research Institute Berlin, *IEEE*, 1989, pp. 4-167-4-169.
- Dutt, et al., "If Software is King for Systems-on-Silicon, What's New in Compiler," *IEEE*, pp. 322-325.
- Ferrante, et al., "The Program Dependence Graph and its Use in Optimization" *ACM Transactions on Programming Languages and Systems*, Jul. 1987, USA, [online] Bd. 9, Nr. 3, pp. 319-349, XP0021156651 ISSN: 0164-0935 ACM Digital Library.
- Fineberg, et al., "Experimental Analysis of a Mixed-Mode Parallel Architecture Using Bitonic Sequence Sorting", vol. 11. No. 3, Mar. 1991, pp. 239-251.
- Fornaciari, et al., System-level power evaluation metrics, 1997 Proceedings of the 2nd Annual IEEE International Conference on Innovative Systems in Silicon, New York, NY, Oct. 1997, pp. 323-330.
- Forstner, "Wer Zuerst Kommt, Mahlt Zuerst!: Teil 3: Einsatzgebiete und Anwendungsbeispiele von FIFO-Speichern", *Elektronik*, Aug. 2000, pp. 104-109.
- Gokhale, et al., "Automatic Allocation of Arrays to Memories in FPGA processors with Multiple Memory Banks", *Field-Programmable Custom Computing Machines*, 1999, *IEEE*, pp. 63-67.
- Hammes, et al., "Cameron: High Level Language Compilation for Reconfigurable Systems," Department of Computer Science, Colorado State University, Conference on Parallel Architectures and Compilation Techniques, Oct. 12-16, 1999.
- Hauck, "The Roles of FPGA's in Reprogrammable Systems," *IEEE*, Apr. 1998, pp. 615-638.
- Hauser, et al., "Garp: A MIPS Processor with a Reconfigurable Coprocessor", University of California, Berkeley, *IEEE*, 1997, pp. 12-21.
- Hedge, 3D WASP Devices for On-line Signal and Data Processing, 1994, International Conference on Wafer Scale Integration, pp. 11-21.
- Hwang, et al., "Min-cut Replication in Partitioned Networks" *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, [online] Bd. 14, Nr. 1, Jan. 1995, pp. 96-106, XP00053228 USA ISSN: 0278-0070 *IEEE Xplore*.
- Iseli, et al. "A C++ Compiler for FPGA Custom Execution Units Synthesis," *IEEE*, 1995, pp. 173-179.
- Isshiki, et al., "Bit-Serial Pipeline Synthesis for Multi-FPGA Systems with C++ Design Capture," 1996 *IEEE*, pp. 38-47.
- Jacob, et al., "Memory Interfacing and Instruction Specification for Reconfigurable Processors", *ACM* 1999, pp. 145-154.
- Jantsch, et al., "A Case Study on Hardware/software Partitioning," Royal Institute of Technology, Kista, Sweden, Apr. 10, 1994 *IEEE*, pp. 111-118.
- John, et al., "A Dynamically Reconfigurable Interconnect for Array Processors", vol. 6, No. 1, Mar. 1998, *IEEE*, pp. 150-157.
- Koch, et al. "Practical Experiences with the SPARXIL Co-Processor", 1998, *IEEE*, pp. 394-398.
- Kung, "Deadlock Avoidance for Systolic Communication", 1988 Conference Proceedings of 15th Annual International Symposium on Computer Architecture, May 30, 1988, pp. 252-260.
- Ling, "WASMII: An MPLD with Data-Driven Control on a Virtual Hardware," *Journal of Supercomputing*, Kluwer Academic Publishers, Dordrecht, Netherlands, 1995, pp. 253-276.
- Miller, et al., "High-Speed FIFOs Contend with Widely Differing Data Rates: Dual-port RAM Buffer and Dual-pointer System Provide Rapid, High-density Data Storage and Reduce Overhead", *Computer Design*, Sep. 1, 1985, pp. 83-86.
- Mirsky, "MATRIX: A Reconfigurable Computing Architecture with Configurable Instruction Distribution and Deployable Resources," Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines, 1996, pp. 157-1666.
- Nilsson, et al., "The Scalable Tree Protocol—A Cache Coherence Approaches for Large-Scale Multiprocessors" *IEEE*, pp. 498-506 Dec. 1992.
- Piotrowski, "IEC-BUS, Die Funktionsweise des IEC-Bus und seine Anwendung in Geräten und Systemen", 1987, Franzis-Verlag GmbH, München, pp. 20-25.
- Schmit, et al., Hidden Markov Modeling and Fuzzy Controllers in FPGAs, FPGAs for Custom Computing Machined, 1995; Proceedings, IEEE Symposium on Napa Valley, CA, Apr. 1995, pp. 214-221.
- Siemers, "Rechenfabrik Ansaetze Fuer Extrem Parallele Prozessoren", Verlag Heinze Heise GmbH., Hannover, DE No. 15, Jul. 16, 2001, pp. 170-179.
- Simunic, et al., Source Code Optimization and Profiling of Energy Consumption in Embedded Systems, Proceedings of the 13th International Symposium on System Synthesis, Sep. 2000, pp. 193-198.
- Tenca, et al., "A Variable Long-Precision Arithmetic Unit Design for Reconfigurable Coprocessor Architectures", University of California, Los Angeles, 1998, pp. 216-225.
- The XPP White Paper, Release 2.1, PACT—A Technical Perspective, Mar. 27, 2002, pp. 1-27.
- TMS320C54X DSP: CPU and Peripherals, Texas Instruments, 1996, pp. 6-26 to 6-46.
- TMS320C54x DSP: Mnemonic Instruction Set, Texas Instruments, 1996, p. 4-64.

Villasensor, et al., "Express Letters Video Communications Using Rapidly Reconfigurable Hardware," IEEE Transactions on Circuits and Systems for Video Technology, IEEE, Inc. NY, Dec. 1995, pp. 565-567.

Wada, et al., "A Performance Evaluation of Tree-based Coherent Distributed Shared Memory" Proceedings of the Pacific RIM Conference on Communications, Comput and Signal Processing, Victoria, May 19-21, 1993.

Weinhardt, "Compilation Methods for Structure-programmable Computers", dissertation, ISBN 3-89722-011-3, 1997.

Weinhardt, "Übersetzungsmethoden für strukturprogrammierbare rechner," Dissertation für Doktors der Ingenieurwissenschaften der Universität Karlsruhe; Jul. 1, 1997.

Weinhardt, et al., "Pipeline Vectorization for Reconfigurable Systems", 1999, IEEE, pp. 52-60.

Witig, et al., "OneChip: An FPGA Processor with Reconfigurable Logic" IEEE, 1996 pp. 126-135.

Wu, et al., "A New Cache Directory Scheme", IEEE, pp. 466-472, Jun. 1996.

XLINX, "Logic Cell Array Families: XC4000, XC4000A and XC4000H", product description, pp. 2-7 to 2-15, Additional XC3000, XC31000 and XC3100A Data, pp. 8-16 and 9-14.

Xu, et al., "Parallel QR Factorization on a Block Data Flow Architecture" Conference Proceeding Article, Mar. 1, 1992, pp. 332-336 XPO10255276, p. 333, Abstract 2.2, 2.3, 2.4-p. 334.

Ye, et al., "A Compiler for a Processor With A Reconfigurable Functional Unit," FPGA 2000 ACM/SIGNA International Symposium on Field Programmable Gate Arrays, Monterey, CA Feb. 9-11, 2000, pp. 95-100.

Zhang, et al., Architectural Evaluation of Flexible Digital Signal Processing for Wireless Receivers, Signals, Systems and Computers, 2000; Conference Record of the Thirty-Fourth Asilomar Conference, Bd. 1, Oct. 29, 2000, pp. 78-83.

* cited by examiner




FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5a




FIG. 5b




FIG. 5c




FIG. 5d




FIG. 6




FIG. 6a




FIG. 7b

FIG. 7a
PRIOR ART

**METHOD OF SELF-SYNCHRONIZATION OF
CONFIGURABLE ELEMENTS OF A
PROGRAMMABLE MODULE**

Matter enclosed in heavy brackets [] appears in the original patent but forms no part of this reissue specification; matter printed in italics indicates the additions made by reissue.

CROSS-REFERENCE TO RELATED
APPLICATION

This application is a *reissue application of U.S. patent application Ser. No. 10/379,403, filed on Mar. 4, 2003, now U.S. Pat. No. 7,036,036, which is a continuation of U.S. patent application Ser. No. 09/369,653, filed Aug. 6, 1999, now U.S. Pat. No. 6,542,998 which is a continuation-in-part of PCT/DE98/00334, filed on Feb. 7, 1998 and is a continuation-in-part of U.S. patent application Ser. No. 08/946,812 filed on Oct. 8, 1997, now U.S. Pat. No. 6,081,903, and claims the benefit of the priority [date] dates of these cases under 35 U.S.C. §120, each of which is expressly incorporated herein by reference in its entirety. This application also claims the benefit, under 35 U.S.C. §119, of the priority date of German Application No. DE 19704728.9, filed on Feb. 8, 1997, under 35 U.S.C. §119], which is expressly incorporated herein by reference in its entirety. Further, more than one reissue application of U.S. Pat. No. 7,036,036 has been filed. Specifically, the reissue applications are application Ser. No. 12/109,280, application Ser. No. 12/909,061, application Ser. No. 12/909,150, and application Ser. No. 12/909,203, the latter three of which were all filed on Oct. 21, 2010 as divisional reissue applications of application Ser. No. 12/109,280.*

BACKGROUND INFORMATION

Synchronization of configurable elements of today's modules, e.g., field programmable gate arrays ("FPGAs"), dynamically programmable gate arrays ("DPGAs"), etc., is usually accomplished using the clock of the module. This type of time-controlled synchronization poses many problems because it is often not known in advance how much time is needed for a task until a final result is available. Another problem with time-controlled synchronization is that the event on which the synchronization is based is not triggered by the element to be synchronized itself but rather by an independent element. In this case, two different elements are involved in the synchronization. This leads to a considerably higher administrative complexity.

European Patent No. 0 726 532 describes a method of controlling data flow in SIMD machines composed of several processors arranged as an array. An instruction is sent to all processors which dynamically selects the target processor of a data transfer. The instruction is sent by a higher-level instance to all processors (broadcast instruction) and includes a destination field and a target field. The destination field controls a unit in the processor element to dynamically determine the neighboring processor element to which the result is to be sent. The operand register of another processor element in which another result is to be stored is dynamically selected with the target field.

SUMMARY

The present invention relates to a method which permits self-synchronization of elements to be synchronized. Syn-

chronization is neither implemented nor managed by a central entity. By shifting synchronization into each element, more synchronization tasks can also be performed simultaneously, because independent elements no longer interfere with one another when accessing the central synchronization entity.

In accordance with an example embodiment of the present invention, in a module, e.g., a data flow processor ("DFP") or a DPGA, with a two- or multi-dimensionally arranged programmable cell structure, each configurable element can access the configuration and status register of other configurable elements over an interconnecting structure and thus can have an active influence on their function and operation. A matrix of such cells is referred to below as a processing array (PA). The configuration can thus be accomplished by a load logic from the PA in addition to the usual method.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 shows how a loop construct can be implemented by using triggers, in accordance with an example embodiment of the present invention.

FIG. 2 shows how a comparison construct can be implemented by using multiple triggers, according to an example embodiment of the present invention.

FIG. 3 shows how a comparison construct with multiple outputs can be implemented by using multiple triggers and interleaving them, according to an example embodiment of the present invention.

FIG. 4 shows the required expansions, according to an example embodiment of the present invention, in comparison with conventional FPGAs and DFPs.

FIGS. 5a-5d show an example of the selection of different functions of the configurable elements by triggers, according to the present invention.

FIGS. 6 and 6a show an implementation of multiple configuration registers controlled by triggers for executing different functions, according to an example embodiment of the present invention.

FIGS. 7a and 7b shows an implementation of the method from FIG. 6 in microprocessors, according to an example embodiment of the present invention.

DETAILED DESCRIPTION

The present invention provides a module which is freely programmable during the running time and can also be reconfigured during the running time. Configurable elements on the chip have one or more configuration registers for different functions. Both read and write access to these configuration registers is permitted. In the method described here, it is assumed that a configuration can be set in an element to be configured for the following information.

Interconnection register. In this register, the type of connection to other cells is set.

Command register. The function of the configurable element to be executed is entered in this register.

Status register. The cell stores its instantaneous status in this register. This status provides other elements of the module with information regarding which processing cycle the cell is in.

A cell is configured by a command which determines the function of the cell to be executed. In addition, configuration data is entered to set the interconnection with other cells and the contents of the status register. After this operation, the cell is ready for operation.

To permit flexible and dynamic cooperation of many cells, each cell can have read or write access to all the configuration

3

registers of another cell. Which of the many configuration registers is accessed by reading or writing is specified by the type of command with which the cell has been configured. Each command that can be executed by the cell exists in as many different types of addressing as there are different independent configuration registers in an element to be configured.

Example: A cell has the configuration register described above (interconnection, command and status) and is to execute the command ADD which performs an addition. It is then possible to select through the various types of ADD command where the result of this function is to be transferred. ADD-A. The result is transferred to operand register A of the target cell.

ADD-B. The result is transferred to operand register B of the target cell.

ADD-V. The result is transferred to the interconnecting register of the target cell.

ADD-S. The result is transferred to the status register of the target cell.

ADD-C. The result is transferred to the command register of the target cell.

Control and Synchronization Trigger: In addition to the result, each cell can generate a quantity of trigger signals. The trigger signals need not necessarily be transferred to the same target cell as the result of processing the configured command. One trigger signal or a combination of multiple trigger signals triggers a certain action in the target cell or puts the cell in a certain state. A description of the states is also to be found in the text below. The following are examples of trigger signals:

GO trigger. The GO trigger puts the target cell in the READY state.

RECONFIG trigger. The RECONFIG trigger puts the target cell in the RECONFIG state, so the cell can be reprogrammed. This trigger is very useful, especially in conjunction with switching tables. If it is assumed that the data to be processed is loaded into the operand register at the rising edge of the clock pulse, processed in the period of the H level and written to the output register at the trailing edge, then the cell can be reconfigured at the trailing edge. The new configuration data is written to the command register at the trailing edge. The period of the L level is sufficient to conclude the reconfiguration successfully.

STEP trigger. The STEP trigger initiates unique execution of the configured command in the target cell in the WAIT state.

STOP trigger. The STOP trigger stops the target cell by putting the cell in the STOP state.

Due to the possibility of indicating in the processing cell into which register of the target cell the result is to be entered and which type of trigger signal is to be generated, a quantity of management data can be generated from a data stream. This management data is not a result of the actual task to be processed by the chip, but instead it serves only the functions of management, synchronization, optimization, etc. of the internal state.

Each cell can assume the following states which are represented by suitable coding in the status register, for example:

READY. The cell is configured with a valid command and can process data. Processing takes place with each clock cycle. The data is entered into the register of the target cell on the basis of the type of addressing of the cell sending the data.

WAIT. The cell has been configured with a valid command and can process data. Processing takes place on the basis

4

of a trigger signal which can be generated by other elements of the module. The data is entered into the register of the target cell on the basis of the type of addressing of the cell sending the data.

CONFIG. This cell is not configured with a valid command. The data package sent to the cell with the next clock cycle is entered into the command register. The data package is entered into the command register in any case, regardless of which type of addressing was used by the cell sending the data.

CONFIG-WAIT. This cell is not configured with a valid command. A data package is entered with the next trigger signal which can be generated by other elements of the module and is written to the command register. The data package is entered into the command register in any case, regardless of which type of addressing was used by the cell sending the data.

RECONFIG. The cell is configured with a valid command, but it does not process any additional data, nor does it accept data. The cell can be reconfigured by another element of the module.

STOP. The cell is configured with a valid command, but it is not processing any data at the moment. The data is accepted by the cell (transferred to the input register) but is not processed further.

Due to these various states and the possibility of read and write access to the various registers of a cell, each cell can assume an active administrative role. In contrast with that, all existing modules of this type have a central management entity which must always know and handle the entire state of the module.

To achieve greater flexibility, there is another class of commands which change types after the first execution. Based on the example of the ADD command, a command is then as follows:

ADD-C-A. The result of the ADD function is written to the command register of the target cell with the first execution of the command. With each additional execution, the result is written to operand register A.

This possibility can be expanded as desired, so that even commands of the type ADD-C-V-A-C- . . . -B are conceivable. Each command can assume all permutated combinations of the various types of addressing and triggers.

Reconfiguration Control by RECONFIG Trigger: In the previous method, each element to be configured received a RECONFIG trigger from an external entity to enter the "reconfigurable" state. This had the disadvantage that distribution of the RECONFIG trigger necessitated a considerable interconnection and configuration expense: Due to the structure of the interconnection, this disadvantage can be eliminated. All configurable elements which are related by the interconnecting information represent a directional graph. Such a graph may have multiple roots (sources) and multiple leaves (targets). The configurable elements are expanded so that they propagate an incoming RECONFIG trigger in the direction of either their outgoing registers, their ingoing registers or a combination thereof. Due to this propagation, all the configurable elements that are directly connected to the configurable element also receive the RECONFIG trigger.

A configuration (graph) can be brought completely into the "reconfigurable" state by sending a RECONFIG trigger to all the roots and propagating the RECONFIG trigger in the direction of the output registers. The quantity of roots in a graph to which a RECONFIG trigger must be sent is considerably smaller than the total quantity of nodes in the graph. This greatly minimizes the complexity. Of course, a RECON-

FIG trigger may also be sent to all leaves. In this case, the RECONFIG trigger is propagated in the direction of the input registers.

Due to the use of both options or a combination of both methods, a minimum quantity of configurable elements to which a RECONFIG trigger must be sent can be calculated.

The configurable elements can receive an addition record to their status register, indicating whether or not an incoming RECONFIG trigger is to be propagated. This information is needed when two or more different graphs are connected at one or more points (i.e., they have a transition) and it is not desirable for one of the other graphs to enter the "reconfigurable" state. One or more configurable elements thus behave like a lock.

In addition, the status register can be expanded so that an additional entry indicates the direction in which an incoming RECONFIG trigger is to be relayed.

The method described here can be applied to all types of triggers and/or data. In this way, it is possible to establish an automatic distribution hierarchy needing very few access opportunities from the outside to set it in operation.

Implementation of Multiple Functions Simultaneously in the Same Configurable Elements

Basic Function and Required Triggers: An especially complex variant of calling up various macros by a condition is presented below: In execution of a condition (IF COMP THEN A ELSE B; where COMP is a comparison, and A and B are operations to be executed), no GO and STOP triggers are generated. Instead, a trigger vector (TRIGV) is generated, indicating to which result the comparison COMP has led. The trigger vector can therefore assume the states "equal," "greater" or "less."

The vector is sent to a following cell which selects exactly a certain configuration register (corresponding to A or B) from a plurality of configuration registers on the basis of the state of the vector. What this achieves is that, depending on the result of the preceding comparison, another function is performed over the data. States such as "greater-equal," "less-equal" and "equal-not equal" are triggered by writing the same configuration data to two configuration registers. For example, with "greater-equal" the configuration register "greater" and the configuration register "equal" are written with the same configuration word, while the configuration register "less" contains another configuration word.

In implementing trigger vectors TRIGV, no restriction to the states "greater," "less" and "equal" is necessary. To analyze large "CASE . . . OF" constructs, any number n representing the state of the CASE may be relayed as trigger vectors TRIGV-m to the downstream cell(s). In other words, n indicates the comparison within the CASE which was correct in analysis of the applied data. For implementation of the function assigned to the comparison within the CASE, n is relayed to the executing cells to select the corresponding function. Although the cells need at least three configuration registers in the "greater/less/equal" case, the number of configuration registers must correspond exactly to at least the maximum value of n (max (n)) when using TRIGV-m.

Propagation of the Required Function by Triggers: TRIGV/TRIGV-m are sent to the first cell processing the data. In this cell, TRIGV/TRIGV-M are analyzed and the data is processed accordingly. TRIGV/TRIGV-m are relayed (propagated) together with the data to the downstream cells. They are propagated to all cells executing a certain function on the basis of the analysis (IF or CASE). Propagation is linked directly to propagation of data packages, i.e., propagation is synchronous with the data. TRIGV/TRIGV-m generated at time t are linked to data present at time t at first

processing cells CELLS1 (see FIG. 5: 0502, 0505, 0507). TRIG/TRIG-V are propagated so that the vectors are applied to the second processing cells with the data at time t+1, and at time t+2 they are applied to the third processing cells, etc., until TRIG/TRIG-V and the data are present at time t+m to the (m-1)th cells and at the same time to the last cells which depend on the comparison IF/CASE triggered by TRIG/TRIG-V.

A link is by no means such that the TRIG/TRIG-V generated at time t are linked to data applied to CELLS1 at time $t_{old} < t$.

Reacting to the Presence or Absence of Triggers: In special cases, it is necessary to react to the absence of a trigger, i.e., a trigger state occurs, but no change in trigger vector is initiated. Appropriate and important information can also be transferred to the downstream cells in this case. For example, in a comparison of "greater," "less," "equal," the trigger signal "equal" is not present and does not change when switching from the state "less" to the state "greater." Nevertheless, the absence of "equal" does contain information, namely "not equal."

To be able to react to both states "present" and "not present," an entry in the configuration register of the cell is added, indicating which of the states is to be reacted to.

Furthermore, a signal TRIGRDY indicating the presence of a trigger is added to trigger vector TRIGV representing states "equal," "greater" and "less." This is necessary because the state "not present" on one of the vectors does not provide any more information regarding the presence of a trigger per se.

TRIGRDY can be used as a handshake protocol between the transmitting cell and the receiving cell by having the receiving cell generate a TRIGACK as soon as it has analyzed the trigger vectors. Only after arrival of TRIGACK does the transmitting cell cancel the trigger state.

On the basis of an entry into the configuration register, a determination is made as to whether to wait for receipt of a TRIGACK or whether the trigger channel is to proceed unsynchronized when a trigger vector is sent out.

Use in Microprocessors

In microprocessors of the most recent architecture, conditional jumps are no longer executed by the known method of branch prediction, i.e., prediction of a jump. Speculative prediction of jumps introduced to increase processor performance calculated jumps in advance on the basis of speculative algorithms and had to reload the entire processor pipeline if the calculations were faulty, which led to a considerable loss of power.

To eliminate these losses, the new predicate/NOP method was introduced. A status flag one bit wide is assigned to each command, indicating whether the command is to be executed—or not. There may be any desired quantity of status flags. Commands are assigned to status flags by a compiler during the translation of the code. The status flags are managed by comparison operations assigned to them at the time of execution and indicate the result of the respective comparison.

Depending on the state of a status flag assigned to a command, the command is then executed by the processor (if the status flag indicates "execute") or the command is not executed and is replaced by an NOP (if the status flag indicates "not execute"). NOP stands for "No OPERATION," which means that the processor does not execute any operation in this cycle. Therefore, the cycle is lost for meaningful operations.

Two options are proposed for optimizing the cycle loss:

Multiple Command Registers per Computer Unit: A modem microprocessor has several relatively independent processors.

According to the trigger principle presented here, the individual processors are each equipped with several command registers, with a command register of a processor of a microprocessor being synonymous with a configuration register according to conventional FPGA, DFP, etc. modules. The respective active command register is selected

a) on the basis of trigger vectors generated by other processors on the basis of comparisons,

b) on the basis of multibit status flags (hereinafter referred to as status vectors) allocated to compare commands according to today's related art method.

Revised VLIW Command Set: One special embodiment is possible through VLIW command sets. Thus, several possible commands depending on one comparison can be combined to give one command within one command word. A VLIW word of any width is subdivided into any desired quantity of commands (codes). Each individual one of these codes is referenced by a trigger vector or a status vector. This means that one of the existing codes is selected from the VLIW word and processed during the running time.

The table illustrates a possible VLIW word with four codes referenced by a 2-bit trigger vector or a 2-bit status flag:

VLIW Command Word:

Code 0	Code 1	Code 2	Code 3
Assignment: Trigger Vector/Status Flag:			
00	01	10	11

Expansion of Hardware in Comparison with Conventional FPGAs and DFPs.

Additional Registers: A status register and a configuration register are added to the configuration registers conventionally used in DFPs. Both registers are controlled by the PLU bus and have a connection to the state machine of the sequence control system of the respective cell.

Change in PLU Bus: The configurable registers M-/F-PLUREG in FPGAs and DFPs are managed exclusively over the PLU bus, which represents the connection to the load logic. To guarantee the function according to the present invention, an additional access option must be possible through the normal system bus between the cells. The same thing is true for the new status register and configuration register.

The only part of the system bus relevant for the registers is the part that is interconnected to the PAE over the BM UNIT, i.e., the interface between the system buses and the PAE. Therefore, the bus is relayed from the BM UNIT to the registers where upstream multiplexers or upstream gates are responsible for switching between the PLU bus and the system bus relevant for the PAE. The multiplexers or gates are switched so that they always switch the system bus relevant for the PAE through, except after resetting the module (RESET) or when the RECONFIG trigger is active.

Expansions of Configurable Elements (PAEs) with Respect to Conventional FPGAs and DFPs: Trigger Sources: A configurable element can receive triggers from several

sources at the same time. Due to this possibility, flexible semantics of the triggers can be achieved with the help of masking registers.

Multiple Configuration Registers: Instead of one configuration register, a PAE has multiple (max(n)) configuration registers.

Configuration State Machine and Multiplexer: Downstream from the configuration registers is a multiplexer which selects one of the possible configurations.

The multiplexer is controlled by a separate state machine or a state machine integrated into the PAE state machine, controlling the multiplexer on the basis of incoming trigger vectors.

Trigger Analysis and Configuration: A configurable element may contain a masking register in which it is possible to set the trigger inputs to which a trigger signal must be applied, so that the conditions for an action of the configurable element are met. A configurable element reacts not only to a trigger, but also to a set combination of triggers. In addition, a configurable element can perform prioritization of simultaneously incoming triggers.

Incoming triggers are recognized on the basis of the TRI-GRDY signal. The trigger vectors are analyzed here according to configuration data also present in the configuration registers.

Trigger Handshake: As soon as the trigger vectors have been analyzed, a TRIGACK is generated for confirmation of the trigger vector.

BM UNIT: The BM UNIT is expanded so that it relays triggers coming from the bus to the sync unit and SM unit according to the configuration in M-PLUREG. Triggers generated by the EALU (e.g., comparator values "greater," "less," "equal," 0 detectors, plus and minus signs, carry-overs, error states (division by 0, etc.), etc.) are relayed from the BM UNIT to the bus according to the wiring information in M-PLUREG.

Expansions of System Bus: The system bus, i.e., the bus system between the cells (PAEs), is expanded so that information is transferred together with the data over the target register. This means that an address which selects the desired register on receipt of the data is also sent. Likewise, the system bus is expanded by the independent transfer of trigger vectors and trigger handshakes.

DETAILED DESCRIPTION OF DIAGRAMS AND EMBODIMENTS

FIG. 1 shows how a loop construct can be implemented by using triggers. In this example, a macro **0103** is to be executed 70 times. One execution of the macro takes 26 clock cycles. This means that counter **0101** may be decremented by one increment only once in every 26 clock cycles. One problem with freely programmable modules is that it is not always possible to guarantee that processing of macro **0103** will actually be concluded after 26 clock cycles. For example, a delay may occur due to the fact that a macro which is to supply the input data for macro **0103** may suddenly require 10 more clock cycles. For this reason, the cell in macro **0103** sends a trigger signal to counter **0101**, causing the result of the calculation to be sent to another macro. At the same time, processing of macro **0103** by the same cell is stopped. This cell "knows" exactly that the condition for termination of a calculation has been reached.

In this case the trigger signal sent is a STEP trigger, causing counter **0101** to execute its configured function once. The counter decrements its count by one and compares whether it

has reached a value of 0. If this is not the case, a GO trigger is sent to macro **0103**. This GO trigger signal causes macro **0103** to resume its function.

This process is repeated until counter **0101** has reached a value of 0. In this case, a trigger signal is sent to macro **0102**, where it triggers a function.

A very fine synchronization can be achieved due to this interaction of triggers.

FIG. 2 shows how a comparison construct can be implemented by using multiple triggers. FIG. 2 corresponds to the basic idea of FIG. 1. However, in this case the function in element **0202** is not a counter but a comparator. Macro **0201** also sends a comparison value to comparator **0202** after each processing run. Depending on the output of the comparison, different triggers are again driven to prompt an action in macros **0203**, for example. The construct implemented in FIG. 2 corresponds to that of an IF query in a programming language.

FIG. 3 shows how a comparison construct with multiple outputs can be implemented by using multiple triggers and interleaving them. Here, as in FIG. 2, several comparators **0301**, **0302** are used here to implement construction of an IF-ELSE-ELSE construct (or multiple choice). Due to the use of a wide variety of types of triggers and connections of these triggers to macros **0303**, **0304**, very complex sequences can be implemented easily.

FIG. 4 shows an example of some of the differences between the present invention and, for example, conventional FPGAs and DFPs. Additional configuration register **0401** and additional status register **0402** are connected to the SM UNIT over bus **0407**. Registers **0401**, **0402**, F-PLUREG and M-PLUREG are connected to a gate **0403** by an internal bus **0206**. Depending on position, this gate connects internal bus **0406** to PLU bus **0405** to permit configuration by the PLU or to the BM UNIT by a bus **0408**. Depending on the address on data bus **0404**, the BM UNIT relays the data to the O-REG or to addressed register **0401**, **0402**, F-PLUREG or M-PLUREG.

BM UNIT **0411** sends trigger signals over **0415** to SYNC UNIT **0412**. **0411** receives results from the EALU over **0414** (“equal,” “greater,” “less,” “result=0,” “result positive,” “result negative,” carry-over (positive and negative), etc.) to convert the results into trigger vectors. As an alternative, states generated by the SYNC UNIT or the STATE MACHINE can be relayed to the BM UNIT over **0415**.

The trigger signals transmitted by the BM UNIT to bus **0404** can be used there as STEP/STOP/GO triggers, RECONFIG triggers or for selecting a configuration register, depending on the configuration of the configurable elements to be analyzed. Which function a generated trigger will execute in the configurable elements to be analyzed is determined by interconnection **0404** and the configuration of the respective configurable element. One and the same trigger may have different functions with different configurable elements. **0416** is the result output of R-REGsft to bus system **0404** and the following configurable elements.

FIG. 5 shows the time response between generated triggers and the configuration registers selected by the triggers as an example. **0501** generates by comparison a trigger vector TRIGV, which can assume values “equal,” “greater,” or “less.” Configurable elements **0502-0504** process data independently of comparison **0501**. Processing depends on comparison values “equal,” “greater” and “less.” Processing is pipelined, i.e., a data word is modified first by **0502**, then by **0503** and finally by **0504**. **0505** also processes data as a function of **0501**. However, this is limited to the dependence on the comparison values “less”; “greater” and “equal” cause

the same function to be carried out. Thus, a distinction is made between the values “less” and “greater than or equal to.” **0506** is connected downstream in pipeline **0505**. **0506** reacts differently to “equal,” “greater” and “less” (see **0503**). **0507** also depends on **0501**, but a distinction is made between the values “equal” and “not equal (less or greater).” This embodiment begins at time t (FIG. 5a) and ends at time $t+3$. If the data passes through one of pipelines **0502**, **0503**, **0504** or **0505**, **0506**, it is delayed by one clock cycle in each execution in one of macros **0502-0506**. Longer and especially different delays may also occur. Since there is a handshake mechanism between the data and trigger signals for automatic synchronization (according to the related art or this application (TRIGACK/TRIGRDY)), this case need not be discussed separately.

Due to the delays, data and trigger signals of the earlier time $t-2$ are available at time t between the second and third pipeline steps, for example.

FIGS. 5a through 5d show the sequence of three clock cycles t through $t+2$.

The trigger vectors (i.e., the results of the comparison) generated by **0501** look as follows over t :

Time t	Result of comparison
$t-2$	less
$t-1$	greater
t	equal
$t+1$	greater
$t+2$	equal

FIG. 6 shows the integration of several configuration registers into one configurable element. In this embodiment there are three configuration registers **0409** according to FIG. 4. These are configured over bus **0406**. A control unit **0601** (which may also be designed as a state machine) receives signals TRIGV and TRIGRDY over bus system **0411**. Depending on TRIGV, the control unit switches one of the configuration registers over multiplexer **0602** to bus system **0401** leading to the control mechanisms of the configurable element. For synchronization of the trigger signals with the internal sequences of the configurable element, **0601** has a synchronization output leading to synchronization unit **0412** or to state machine **0413**. For synchronization of the trigger sources, **0601** generates handshake signal TRIGACK after processing the incoming trigger. In this embodiment, each configuration register **0409** is assigned to one TRIGV of the type “equal,” “greater,” “less.” If other operations are executed with each type of trigger, then each configuration register is occupied differently. For example, if a distinction is made only between “equal” and “not equal” then the configuration registers are occupied equally for the types “less” and “greater,” namely with the configuration for “not equal.” The configuration register for “equal” is occupied differently. This means that the comparison can be made more specific on the basis of the occupancy of the configuration registers, each configurable element being able to design this specification differently.

TRIGV is relayed together with the result over register **0603** to the downstream configurable elements to permit pipelining according to FIGS. 5a-d. The register and the handshake signals are controlled by **0412** or **0413**. Trigger information together with the result from R-REGsft or with a time offset, i.e., before the result, can be sent over interface **0416** to downstream configurable elements.

11

A time-offset transfer offers the advantage that no additional time is necessary for setting the configuration registers in the downstream configurable elements, because the setting is made before receiving the data (simultaneously with the release of the result). FIG. 6a shows a corresponding timing (based on sequences conventional for DFP). Trigger vectors **0615** are generated at rising edge **0613** of module clock **0614**. Triggers are analyzed in the configurable elements at trailing edge **0612**. Data is phase shifted, i.e., released at **0612** and entered at **0613**. The trigger vectors are transferred over the bus and data is calculated during **0610**. Data is transferred over the bus and triggers are calculated during **0611**, or configuration registers of the configurable elements are selected according to data stored at **0613** and the configuration is set accordingly.

FIG. 7a shows the management of jumps according to the predicate/NOP method of the related art. In execution of a comparison, an entry is made in predicate register **0704**. This entry is queried during the execution of commands, determining whether a command is being executed (the command is inside the code sequence addressed by the conditional jump) or is replaced by an NOP (the command is in a different code sequence from that addressed by the conditional jump). The command is in comma id register **0701**. The predicate register contains a plurality of entries allocated to a plurality of operations and/or a plurality of processors. This allocation is issued at the compile time of the program of the compiler. Allocation information **0707** is allocated to the command entered into the command register, so that a unique entry is referenced by the respective command.

0703 selects whether the command from **0701** or an NOP is to be executed. In execution of an NOP, one clock cycle is lost. **0703** has a symbolic character, because executing unit **0702** could also in principle be controlled directly by **0704**.

In FIG. 7b there are n command registers (**0701**: Func 1 . . . Func n). In executing a comparison/conditional jump, the command register to be addressed, i.e., the result of the comparison, is deposited as an entry **0708** in predicate register **0706**, where **0706** has a plurality of such entries. Respective entry **0708** in **0706** is so wide that all possible command registers of an executing unit **0702** can be addressed by it, which means that the width of an entry is $\log_2(n)$ with n command registers. The predicate register contains a plurality of entries allocated to a plurality of operations and/or a plurality of processors. This allocation is issued by the compiler at the compile time of the program. Allocation information **0707** is allocated to the quantity of commands entered into the command registers, so that an unambiguous entry is referenced by the respective commands.

The multiplexer selects which command register supplies the code for the instantaneous execution.

Due to this technology, a valid command is executed instead of an NOP even in the worst case with conditional jumps, so no clock cycle is wasted.

The following provides an explanation of various names, functions and terms described above.

Name Convention

Assembly group	UNIT
Type of operation	MODE
Multiplexer	MUX
Negated signal	not
Register for PLU visible	PLUREG
Register internal	REG
Shift register	sft

12

Function Convention

NOT Function!

I	Q
0	1
1	0

AND Function &

A	B	Q
0	0	0
0	1	0
1	0	0
1	1	1

OR Function

A	B	Q
0	0	0
0	1	1
1	0	1
1	1	1

GATE Function G

EN	B	Q
0	0	—
0	1	—
1	0	0
1	1	1

DEFINITION OF TERMS

BM UNIT: Unit for switching data to the bus systems outside the PAE. Switching is done over multiplexers for the data inputs and gates for the data outputs. OACK lines are implemented as open collector drivers. The BM UNIT is controlled by the M-PLUREG.

Data receiver: The unit(s) that process(es) the results of the PAE further.

Data transmitter: The unit(s) that make(s) available the data for the PAE as operands.

Data word: A data word consists of a bit series of any desired length. This bit series represents a processing unit for a system. Commands for processors or similar modules as well as pure data can be coded in a data word.

DFP: Data flow processor according to German Patent/Unexamined Patent No. 44 16 881.

DPGA: Dynamically configurable FPGAs. Related art.

EALU: Expanded arithmetic logic unit. ALU which has been expanded by special functions which are needed or appropriate for operation of a data processing system according to German Patent No. 441 16 881 A1. These are counters in particular.

Elements: Collective term for all types of self-contained units which can be used as part of an electronic module. Elements thus include:

configurable cells of all types
clusters
blocks of RAM
logic
processors
registers
multiplexers
I/O pins of a chip

Event: An event can be analyzed by a hardware element of any type suitable for use and can prompt a conditional action as a reaction to this analysis. Events thus include, for example:

clock cycle of a computer
internal or external interrupt signal
trigger signal from other elements within the module
comparison of a data stream and/or a command stream with a value
input/output events
sequencing, carry-over, reset, etc. of a counter
analysis of a comparison

FPGA: Programmable logic module. Related art.

F-PLUREG: Register in which the function of the PAE is set. Likewise, the one shot and sleep mode are also set. The register is written by the PLU.

H level: Logic 1 level, depending on the technology used.

Configurable element: A configurable element is a unit of a logic module which can be set for a special function by a configuration word. Configurable elements are thus all types of RAM cells, multiplexers, arithmetic logic units, registers and all types of internal and external network writing, etc.

Configurable cell: See logic cells.

Configure: Setting the function and interconnecting a logic unit, an (FPGA) cell or a PAE (see: Reconfigure).

Configuration data: Any quantity of configuration words.

Configuration memory: The configuration memory contains one or more configuration words.

Configuration word: A configuration word consists of a bit series of any desired length. This bit series represents a valid setting for the element to be configured, so that a functional unit is obtained.

Load logic: Unit for configuring and reconfiguring the PAE. Embodied by a microcontroller specifically adapted to its function.

Logic cells: Configurable cells used in DFPs, FPGAs, DPGAs, fulfilling simple logic or arithmetic functions according to their configuration.

L level: Logic 0 level, depending on the technology used.

M-PLUREG: Register in which the interconnection of the PAE is set. The register is written by the PLU.

O-REG: Operand register for storing the operands of the EALU. Permits independence of the PAE of the data transmitters in time and function. This simplifies the transfer of data because it can take place in an asynchronous or package-oriented manner. At the same time, the possibility of reconfiguring the data transmitters independently of the PAE or reconfiguring the PAE independently of the data transmitters is created.

PLU: Unit for configuring and reconfiguring the PAE. Embodied by a microcontroller specifically adapted to its function.

Propagate: Controlled relaying of a received signal.

RECONFIG: Reconfigurable state of a PAE.

RECONFIG trigger: Setting a PAE in the reconfigurable state.

SM UNIT: State machine UNIT. State machine controlling the EALU.

Switching table: A switching table is a ring memory which is addressed by a control. The entries in a switching table may accommodate any desired configuration words. The control can execute commands. The switching table reacts to trigger signals and reconfigures configurable elements on the basis of an entry in a ring memory.

Synchronization signals: Status signals generated by a configurable element or a processor and relayed to other configurable elements or processors to control and synchronize the data processing. It is also possible to return a synchronization signal with a time lag (stored) to one and the same configurable element or processor.

TRIGACK/TRIGRDY: Handshake of the triggers.

Trigger: Synonymous with synchronization signals.

Reconfigure: Configuring any desired quantity of PAEs again while any desired remaining quantity of PAEs continue their own function (see: Configure).

Processing cycle: A processing cycle describes the period of time needed by a unit to go from one defined and/or valid state into the next defined and/or valid state.

VLIW: Very large instruction word. Coding of microprocessors, prior art method.

Cells: Synonymous with configurable elements.

What is claimed is:

1. A method for controlling data processing by an integrated circuit that includes a plurality of data processing elements that are arranged for at least one of arithmetically and logically processing data using a sequence of commands, the sequence including jumps, the method comprising:

for each of a plurality of the processing elements that each [include] *includes* at least one corresponding register: predefining at least one corresponding configuration command; and

storing each of the at least one corresponding configuration command in one of the at least one register corresponding to the processing element;

processing data in at least one first processing element; obtaining at least one of a comparison, a sign, a carry-over, and an error state during the processing of the data in the at least one first processing element;

in response to the at least one of the comparison, the sign, the carry-over, and the error state, generating for [the] at least one second processing element at least one first synchronization signal within a data stream during runtime;

processing data in *the* at least one second processing element in a stream-like manner; and

in response to the at least one first synchronization signal, selecting at least one particular command from the stored configuration commands in order to control a jump in the sequence.

* * * * *