

US00RE43417E

### (19) United States

### (12) Reissued Patent

Chien et al.

#### (10) Patent Number:

US RE43,417 E

#### (45) Date of Reissued Patent:

\*May 29, 2012

#### (54) DEEP WORDLINE TRENCH TO SHIELD CROSS COUPLING BETWEEN ADJACENT CELLS FOR SCALED NAND

(75) Inventors: **Henry Chien**, San Jose, CA (US); **Yupin Fong**, Fremont, CA (US)

(73) Assignee: SanDisk Technologies, Inc, Plano, TX

(US)

(\*) Notice: This patent is subject to a terminal dis-

claimer.

(21) Appl. No.: 12/363,165

(22) Filed: **Jan. 30, 2009** 

#### Related U.S. Patent Documents

Reissue of:

(64) Patent No.: 7,170,786

Issued: Jan. 30, 2007

Appl. No.: 11/086,648

Filed: Mar. 21, 2005

#### U.S. Applications:

- (63) Continuation of application No. 10/353,570, filed on Jan. 28, 2003, now Pat. No. 6,898,121, which is a continuation-in-part of application No. 10/175,764, filed on Jun. 19, 2002, now Pat. No. 6,894,930.
- (51) Int. Cl. G11C 16/04 (2006.01)
- (52) **U.S. Cl.** ........... **365/185.17**; 365/185.18; 365/185.19

See application file for complete search history.

#### (56) References Cited

#### U.S. PATENT DOCUMENTS

5,043,940 A	8/1991	Harari
5,053,839 A	10/1991	Esquivel
5,070,032 A	12/1991	Yuan
5,095,344 A	3/1992	Harari
5,168,465 A	12/1992	Harari
5,172,338 A	12/1992	Mehrotra
5,198,380 A	3/1993	Harari
5,268,318 A	12/1993	Harari
5,268,319 A	12/1993	Harari
5,279,982 A	1/1994	Crotti
5,297,148 A	3/1994	Harari
5,313,421 A	5/1994	Guterman
5,315,541 A	5/1994	Harari
5,343,063 A	8/1994	Yuan
5,380,672 A	1/1995	Yuan
	(Continued)	

#### FOREIGN PATENT DOCUMENTS

EP 0780902 A1 6/1997 (Continued)

#### OTHER PUBLICATIONS

Application and File History for U.S. Publication No. 2007/0161191, published Jul. 12, 2007, inventor Yuan.

(Continued)


Primary Examiner — Huan Hoang

(74) Attorney, Agent, or Firm — Patterson Thuente Christensen Pedersen PA

#### (57) ABSTRACT

A NAND flash memory structure with a wordline or control gate that provides shielding from Yupin effect errors and generally from potentials in adjacent strings undergoing programming operations with significant variations in potential.

#### 23 Claims, 7 Drawing Sheets



## US RE43,417 E Page 2

IIS PATENT	DOCUMENTS	6,888,755 B2 5/2005 Harari
		6,894,930 B2 * 5/2005 Chien et al
5,471,423 A 11/1995 5,512,505 A 4/1996		6,898,121 B2 * 5/2005 Chien et al
5,534,456 A 7/1996		6,953,970 B2 10/2005 Yuan
5,554,553 A 9/1996	Harai	6,974,746 B2 12/2005 Iguchi 6,987,047 B2 1/2006 Iguchi
	Samachisa	7,026,684 B2 4/2006 Sakuma et al.
5,595,924 A 1/1997 5,621,233 A 4/1997	Yuan Sharma	7,078,763 B2 7/2006 Arai et al.
	Oyama	7,170,786 B2 1/2007 Chien
	Tomioka	7,211,866 B2 5/2007 Yuan 7,355,237 B2 4/2008 Lutze
5,654,217 A 8/1997		7,335,237 B2 4/2008 Eutze 7,385,015 B2 6/2008 Holtcamp
5,661,053 A 8/1997		7,582,928 B2 9/2009 Iguchi et al.
5,665,987 A 9/1997 5,677,872 A 10/1997		2001/0001491 A1 5/2001 Sakui
5,680,345 A 10/1997		2001/0014503 A1* 8/2001 Iguchi et al
5,688,705 A 11/1997		2002/0093073 A1 7/2002 Mori 2005/0157549 A1 7/2005 Mokhlesi et al.
5,712,179 A 1/1998		2005/0199939 A1 9/2005 Lutze et al.
5,712,180 A 1/1998 5,747,359 A 5/1998		2007/0161191 A1 7/2007 Yuan
5,751,038 A 5/1998		2007/0166919 A1 7/2007 Iguchi
5,756,385 A 5/1998	· · · · · · · · · · · · · · · · · · ·	2007/0198766 A1 8/2007 Mizukami et al. 2007/0278562 A1 12/2007 Iguchi
5,786,988 A 7/1998		2007/0276302 AT 12/2007 Iguelli 2008/0076217 A1 3/2008 Chien et al.
5,847,425 A 12/1998		2008/0079059 A1 4/2008 Wu
5,851,881 A 12/1998 5,867,429 A 2/1999		FOREIGN PATENT DOCUMENTS
	Guterman	
5,923,976 A 7/1999		EP 1104023 A1 5/2001
, , , , , , , , , , , , , , , , , , , ,	Krautschneider	JP 11-026731 1/1999 JP 11-054732 2/1999
	Aritome Yamauchi	JP 11-034732 2/1999
5,965,913 A 10/1999		JP 2000-236031 8/2000
5,981,335 A 11/1999		JP 2000-268585 9/2000
	Kurihara	JP 2001-015717 1/2001
6,028,336 A 2/2000		JP 2001024076 1/2001 JP 2001-168306 6/2001
	Maruyama et al. Takeuchi	KR 2001-0062298 7/2001
	Takeuchi et al 365/185.17	KR 2002/0088554 11/2002
6,048,768 A 4/2000	Ding	WO WO 99/44239 9/1999
	Watanabe et al.	WO WO 01/41199 6/2001 WO WO2004/001852 A1 12/2003
	Sugiura et al. Rahim	11 O 11 O 2 O O TO O O O O O O O O O O O O O O
	Arase	OTHER PUBLICATIONS
6,103,573 A 8/2000	Harari	Application and File History for U.S. Patent No. 7,512,005, issued
6,151,248 A 11/2000		Mar. 31, 2009, inventor Mokhlesi.
6,159,801 A 12/2000 6,180,457 B1 1/2001	Hsieh et al.	Application and File History for U.S. Patent No. 6,762,092, issued
	Leedy	Jul. 13, 2004, inventor Yuan.
	Guterman	Application and File History for U.S. Patent No. 6,953,970, issued
6,235,586 B1 5/2001		Oct. 11, 2005, inventor Yuan.
, ,	Noble Shimizu	Application and File History for U.S. Patent No. 7,211,866, issued
6,281,075 B1 8/2001		May 1, 2007, inventor Yuan.
	Sakui	Application and File History for U.S. Patent No. 6,894,930, issued
		May 17, 2005, inventor Chien.
, , ,	Satoh et al. Lee et al.	Application and File History for U.S. Patent No. 6,898,121, issued
, ,	Shimizu et al 438/201	May 24, 2003, inventor Chien.
6,391,717 B1 5/2002	Shin	Application and File History for U.S. Patent No. 7,170,786, issued Jan. 30, 2007, inventor Chien.
, ,	Ikeda	Application and File Wrapper for U.S. Patent No. 7,745,285, issued
6,406,961 B1 6/2002 6,417,538 B1 7/2002		Jun. 29, 2010, inventor Mokhlesi.
, , ,	Kobayashi	European Office Action for European Application No: 03736962.6
	Tsukiji	dated Jan. 18, 2010.
, ,	Grossi	Office Action in related Korean Application No. 2004-7002026
6,512,263 B1 1/2003 6,518,618 B1 2/2003		Action mailed Nov. 3, 2008.
6,522,580 B2 2/2003		Office Action in related PRC (China) Patent Application No.
6,529,410 B1 3/2003		02815618.8 mailed Jun. 5, 2009.
6,559,009 B2 5/2003	$\sim$	ISR for corresponding PCT Application No. PCT/US03/18183.
6,614,684 B1 9/2003 6,624,464 B2 9/2003	Shukuri Shin	Notification of Reasons for Refusal for Japanese Patent Application
	Iguchi	No. 2004-515756 dated Mar. 30, 2010.
	Gongwer	Office Action in related Korean Application No. 2004-7020775 dated
6,762,092 B2 7/2004		Jun. 7, 2010.  Office Action in related Korean Application No. 2004-7020775
	Kinoshita Himeno	Action mailed Sep. 30, 2009.
, ,	Chen et al.	Notification of Reasons for Refusal for Japanese Patent Application
6,806,132 B2 10/2004	Mori	No. 2003-519998 mailed May 29, 2009.
6,807,095 B2 10/2004	Chen	Machine Translation of JP 08-125148, Published May 17, 1996.

European Office Acton for European Application No. 03736962.6 dated Jun. 21, 2010.

European Office Acton for European Application No. 03736962.6 dated Jan. 14, 2011.

Japanese Office Action dispatch dated May 10, 2011 from Japanese Application No. 2004-515756.

Korean Office Action dated May 27, 2011 from Korean Application No. 2004-7020775.

Aritome et al., "A Novel Side-Wall transfer-Transistor Cell (SWATT Cell) For Multi-Level NAND EEPROMs", 1995 IEEE International Solid-State Circuits Conference, IEDM 95, pp. 275-278.

Aritome et al., "A 0.67um2 Self-Aligned Shallow Trench Isolation Cell (SA-STI Cell) for 3V-only 256Mbit NAND EEPROMs" IEDm Technical digest, pp. 61-64 (1994).

Aritome, Seiichi, "Advanced Flash Memory Technology and Trends for File Storage Application," IEDM Technical Digest, International Electronic Devices Meeting, IEEE, San Francisco, California, Dec. 10-13, 2000, pp. 33.1.1-33.1.4.

Chan, et al., "A True Single-Transistor Oxide-nitride-Oxide EEPROM Device," IEEE Electron Device Letters, vol. EDL-8, No. 3, Mar. 1987, pp. 93-95.

Cho et al., "A Dual-Mode NAND Flash memory: 1-Gb Multilevel and High-Performance 512-Mb Single-Level Modes", IEEE Journal of Solid-State Circuits, vol. 36, No. 11, pp. 1700-1706 (2001).

DiMaria et al., "Electrically-alterable read-only memory using Sirich SIO<sub>2</sub> injectors and a floating polycrystalline silicon storage layer," J.Appl. Phys. 52 (7), Jul. 1981, pp. 4825-4842.

Eitan et al., "NROM: A Novel Localized Trapping, 2-Bit Nonvolatile Memory Cell," IEEE Electron Device Letters, vol. 21, No. 11, Nov. 2000, pp. 543-545.

EPO/ISA, "International Search Report," mailed in PCT/US2002/025025 on Apr. 4, 2003, 4 pages.

Lee, Jae-Duk, et al., "Effects of Parasitic Capacitance on NAND Flash memory Cell Operation," Non-Volatile Semiconductor Memory Workshop, IEEE, Monterey, CA, Aug. 12-16, 2001, pp. 90-92.

Hori et al., "A MOSFET with Si-implanted GATE-SIO<sub>2</sub> Insulator for Nonvolatile Memory Applications," IEDM 92, Apr. 1992, pp. 469-472.

Nozaki et al., "A 1-Mb EEPROM with MONOS Memory Cell for Semiconductor Disk Application," IEEE Journal of Solid State Circuits, vol. 26, No. 4, Apr. 1991, pp. 497-501.

Office Action for corresponding PRC Patent Application No. 02815618.8, mailed may 16, 2006, 11 pages.

Takeuchi et al., A Self-Aligned STI Process Integration for Low Cost and Highly Reliable 1Gbit Flash Memories, 1998 Symposium on VLSI Technology; Digest of Technical Papers, IEEE Honolulu, HI, Jun. 9-11, 1998, pp. 102-103.


European Patent Office, "International Search Report", corresponding PCT application No. PCT/US03/18183, Sep. 6, 2003, 4 pages. International Search Report, PCT/US03/18183 filed Sep. 6, 2003.

Y. Takeuchi et al., "A Self-Aligned STI Process Integration for Low Cost and Highly Reliable 1Gbit Flash Memories," 1998 Symposium on VLSI Technology—Digest of Technical Papers, Jun. 9-11, 1998, pp. 102.

Seiichi Aritome, "Advanced Flash Memory Technology and Trends for File Storage Application," 2000 International Electron Devices Meeting, Dec. 10-13, 2000, pp. 33.1.1-33.1.4.

Aritome et al., "A0.67um2 Self-Aligned Shallow Trench Isolation Cell (SA-STI Cell) for 3V-only 256Mbit NAND EEPROMs", IEDM Technical digest, pp. 61-64 (1994).

<sup>\*</sup> cited by examiner



May 29, 2012




FIG.\_1B




FIG.\_5A






FIG.\_5B









FIG.\_6

May 29, 2012










FIG.\_7E

May 29, 2012









# DEEP WORDLINE TRENCH TO SHIELD CROSS COUPLING BETWEEN ADJACENT CELLS FOR SCALED NAND

Matter enclosed in heavy brackets [] appears in the original patent but forms no part of this reissue specification; matter printed in italics indicates the additions made by reissue.

## CROSS REFERENCE TO RELATED APPLICATIONS

This application is a continuation of U.S. patent application Ser. No. 10/353,570, filed Jan. 28, 2003, now U.S. Pat. No. 6,898,121; which is a continuation-in-part of U.S. patent application Ser. No. 10/175,764, filed Jun. 19, 2002 now U.S. Pat. No. 6,894,930. This application is also related to U.S. Pat. No. 5,867,429 entitled "High Density Non-Volatile Flash Memory Without Adverse Effects of Electric Field Coupling Between Adjacent Floating Gates" which is hereby incorporated by this reference in its entirety.

#### BACKGROUND OF THE INVENTION

#### 1. Field of the Invention

This invention relates generally to flash electrically erasable and programmable read only memory (EEPROMS), and more specifically to NAND flash memory with a high memory cell density.

#### 2. Related Art

Most existing commercial flash EEPROM products operate each memory cell with two ranges of threshold voltages, one above and the other below a breakpoint level, thereby defining two programmed states. One bit of data is thus stored in each cell, a 0 when programmed into one state and a 1 when programmed into its other state. A chunk of a given number of bits of data is programmed at one time into an equal number of cells. The state of each cell is monitored during programming so that application of programming voltages stops when the threshold level of an individual cell is verified to have moved within the range that represents the value of the bit of data being stored in the cell.

In order to increase the amount of data stored in a flash EEPROM system having a certain number of storage cells, the individual cells are operated with more than two threshold level states. Preferably, two or more bits of data are stored in 45 each cell by operating the individual cells with four or more programmable states. Three threshold breakpoint levels are necessary to define four different threshold states. Such a system is described in U.S. Pat. Nos. 5,043,940 and 5,172, 338, which are hereby incorporated by this reference in their 50 entirety. In multi-state operation, an available operating voltage range of the individual cells is divided into an increased number of states. The use of eight or more states, resulting in storing three or more bits of data per cell, is contemplated. The voltage range of each state necessarily becomes smaller 55 as the number of states is increased. This leaves less margin within each state to accommodate any error that might occur during operation of the memory system.

One type of error is termed a "disturb," wherein electrons are unintentionally added to or taken away from a floating gate during operation of the memory. One source of a disturb is the presence of a leaky oxide dielectric positioned between the floating gate and another conductive gate of a cell. The charge level programmed onto a floating gate of a cell changes when such a leaky oxide is present, thus leading to the possibility that the state of the cell will be incorrectly read if the change in charge has been large enough. Since few to no errors can be tolerated in a mass digital data storage system,

2

a sufficient margin for this error is provided by making the voltage range allocated to each state sufficient to include an expanded range of voltages that can occur as the result of such disturbs. This necessarily limits the number of states that can be included in a multi-state flash EEPROM system since the total available voltage range is limited.

Another type of error is termed the "Yupin effect." The Yupin effect occurs when the neighboring cell of a selected cell is programmed after the selected cell itself is programmed, and the charges of the neighboring cell influence the voltage of the selected cell. Any potential present in an adjacent cell or string may influence the reading of a selected cell, including those in the channel, floating gate, or control gates etc. . . . Such interference from the subsequently programmed neighbor cell distorts the voltages of the selected cell, possibly leading to an erroneous identification of its memory state during reading.

#### SUMMARY OF THE INVENTION

The present invention is an improved structure for high density NAND type flash memory that minimizes the effect of disturbs and Yupin effect errors.

One aspect of the invention is a NAND flash memory device formed from a substrate. The device comprises strings of transistors. Each string has a first select gate, a plurality of floating gates, and a second select gate. The floating gates are formed between shallow trench isolation areas and wordlines extend across adjacent strings and extend between the floating gates into the shallow trench isolation areas thereby isolating adjacent floating gates. The wordlines shield a selected floating gate from the potentials, and from variations in the potentials of adjacent memory cells and components. The electric fields may emanate from a component located anywhere near the selected floating gate, for example above or below or at a diagonal.

Another aspect of the invention is a flash memory device formed from a substrate. The device comprises strings of adjacent transistors of a NAND architecture comprising a first select gate, a plurality of floating gates, and a second select gate, the plurality of floating gates formed above the substrate, wherein the strings are separated by shallow trench isolation areas. The device has two or more discrete programming levels programmed by increasing a programming potential until the levels are reached, wherein once the floating gates have reached a steady state a linear increase in programming potential results in an approximately linear increase in floating gate charge given a constant potential surrounding environment. Wordlines extend across adjacent strings and between the floating gates into the shallow trench isolation areas, such that when a floating gate of a selected string is read or verified, the wordline minimizes deviation from the linear increase due to voltage variations in the surrounding environment.

The present invention is better understood upon consideration of the detailed description below, in conjunction with the accompanying drawings of illustrative embodiments of the invention.

#### BRIEF DESCRIPTION OF THE FIGURES

FIG. 1A is a plan view of the structure of memory array 100.

FIG. 1B is an electrical circuit diagram corresponding to the structure of FIG. 1A.

FIG. 2 is a cross section of memory array 100.

FIG. 3 is a cross section of memory array 100.

FIG. 4 is a cross section of memory array 100.

FIG. **5**A is a plot of program voltage vs. time during a program operation.

FIG. **5**B is a plot of the voltage distribution of programming steps.

FIG. 5C is a plot of cell voltage vs. program voltage.

FIG. **5**D is an illustration of an adjacent memory cell during a program operation.

FIG. **5**E is an illustration of an adjacent memory cell during lockout.

FIG. 6 is a flow chart of a method of forming an embodiment of the present invention.

FIGS. 7A–7J are cross sections of memory array 100 at 10 various stages during the fabrication process.

#### DETAILED DESCRIPTION OF THE INVENTION

The following is a detailed description of illustrative embodiments of the present invention. As these embodiments of the present invention are described with reference to the aforementioned drawings, various modifications or adaptations of the methods and or specific structures described may become apparent to those skilled in the art. All such modifications, adaptations, or variations that rely upon the teachings of the present invention, and through which these teachings have advanced the art, are considered to be within the scope of the present invention. Hence, these descriptions and drawings are not to be considered in a limiting sense, as it is understood that the present invention is in no way limited to the embodiments illustrated.

FIG. 1A illustrates a plan view of an embodiment of the NAND flash memory of the present invention. FIGS. 2–4 are cross sections taken through the structure shown in FIG. 1A. An electrical equivalent circuit of the memory array is given in FIG. 1B, wherein common elements within the structure of FIGS. 1A and 2–4 are identified by the same reference character.

Parallel wordlines 106 connect adjacent NAND strings of 35 floating gates 102. The wordlines 106 are illustrated horizontally, and the strings are illustrated vertically in the figures. A NAND string generally includes a select gate followed by several floating gates and another select gate. The bitline A, B, and C (BL<sub>A</sub>, BL<sub>B</sub>, BL<sub>C</sub>) locations correspond to the string 40 locations in the plan view, although the bitlines are generally located in another plane. The circuit diagram of FIG. 1B most clearly shows the vertical array of strings. In this case sixteen floating gates and thus sixteen wordlines are illustrated per string, however, the number of floating gates may be thirty- 45 two or more, and is foreseen to increase in the future. Floating gates 102 are isolated from adjacent floating gates by isolation trenches 104. Isolating trenches 104 are also referred to as shallow trench isolation areas. The select gate line **105** on the source side ("SS") is continuous between trenches 104, as 50 can be seen in section C-C of FIG. 4. It is not etched into individual floating gates. At the end of the wordline 106 above SS 105, each NAND string is electrically connected to SS 105 with a via, most easily seen in FIG. 1B an FIG. 3.

Metal bitlines 116 (only one of which is shown for the sake of clarity) connect to the N+ regions 114 within substrate 108 to sense amplifiers for reading the charge stored in the floating gates 102. Thus, to read a particular floating gate a string is selected via the bitline and a wordline is also selected. The metal bitlines are generally, but not necessarily, formed in a conductive layer insulated from the wordlines. At the end of each string is another select gate coupled to the drain ("SD"). The drain and source can be interchanged in some configurations and more than 16 transistors can also be present in each string, thus also increasing the number of wordlines.

As seen in FIG. 2, there is a portion of gate oxide 112 between each floating gate 102 and the substrate 108. A

4

dielectric material 110 separates the wordlines 106 from the floating gates 102 and the isolation trenches 104. Adjacent floating gates 102 are isolated from other floating gates in the same wordline, not only by isolating trenches 104, but also by wordlines 106. Wordlines 106 extend down between floating gates into isolation trenches 104, until, within, or past the level of gate oxide layer 112. This has several distinct benefits.

It reduces Yupin effects between adjacent cells in the wordline direction. Also, it improves the cell coupling ratio between the wordlines and the floating gates. The portion of the wordline that extends into the isolation trenches, to or past the depth of the floating gates, increases the overlap of the surface areas and volumes of the wordlines and floating gates. This increased overlap results in better coupling when a charge is read or stored during program, read, or erase operations.

The electrical field across the dielectric layer 110 between adjacent floating gates is reduced, therefore reducing any leakage current through the dielectric layer that may occur as a result of the electrical field. The lesser the electrical field, the lesser the leakage current between two adjacent floating gates. Additionally, the leakage current path is greatly increased by the extended wordlines 106. Any leakage current must travel down and around the extended portion of the wordlines and then back up or over to the adjacent floating gates. The charge level programmed onto a floating gate of a cell changes when such a leakage current is present. Therefore, by minimizing the leakage current, and thus any change in charge of the floating gates, an increased number of levels can be discerned more reliably. This leads to a higher capacity, more cost efficient, and more reliable data storage system.

Additionally, the extended wordline shields a selected floating gate from field effects of nearby channels. In certain program, read, and verify operations, a floating gate that has been programmed with a particular charge may, in a subsequent read or verify operation, indicate that it has a larger charge than it should due to a potential or charge in an adjacent channel. This is especially true with complicated program, read, and verify operations in multi-state NAND flash memory where multiple operations are occurring simultaneously in adjacent strings and cells. In many prior systems, every other cell along one row is part of the same page; in newer systems, every cell along one row can be part of the same page. Referring again to FIG. 2, this would mean that in a prior system, the floating gate 102A activated by  $BL_4$  and the floating gate 102C activated by  $BL_C$  would be programmed while the floating gate 102B activated by  $BL_B$  is not programmed. In newer systems, every cell along one row can be part of the same page. Thus, as seen in FIG. 2, floating gate 102A of the string activated by  $BL_A$  may be undergoing a programming operation at the same time as floating gate **102**B. This will be discussed in further detail later in reference to FIGS. 5D and 5E. In this way, twice the number of cells may be programmed and or verified at the same time. Although this may be efficient, it results in additional field effect problems during all of the various operations involved in data storage operations.

The relationship between the distribution and the incre-60 mental voltage of the programming pulses holds true only if the potential of any other coupling element to the floating gates of the cells being programmed remains constant. In the case of programming adjacent NAND strings, an adjacent (substrate) channel of an adjacent cell may be at a low poten-65 tial, for instance 0V, for a number of programming pulses while it is being programmed and then suddenly be boosted or "locked out" for subsequent programming pulses to a high

potential, for instance, 5, 7.5, or 10 V, after it verifies in order to stop further programming or for any other reason. This boosting of the channel potential also increases the floating gate potential of the adjacent cell. Thus, both the adjacent channel and adjacent floating gate will couple a higher potential to the selected cell for the next programming pulse which may broaden the width of the programmed distribution. This has a number of negative consequences, some of which may include error in reading a particular bit and reduction in the total number of bits of data that may be stored in a given die size. An example of some programming details is illustrated in FIGS. 5A-5E which will be discussed below. The levels given are illustrative and only serve to educate the reader on the operation of an example memory system with which the present invention may be particularly advantageous.

For further information regarding the data storage operations, please refer to. U.S. patent application Ser. No. 09/893, 277, filed Jun. 27, 2001, entitled "Operating Techniques For Reducing Effects Of Coupling Between Storage Elements Of A Non-Volatile Memory Operated In Multiple Data States," 20 hereby incorporated by this reference in its entirety, and an article entitled "Fast and Accurate Programming Method for Multi-level NAND EEPROMs", pp. 129-130, Digest of 1995 Symposium of VLSI Technology, which is also hereby incorporated by this reference in its entirety, and discusses the 25 timing and voltage levels of programming pulses using in the read/verify and programming operations.

An example of the incremental voltage steps of the programming pulses are shown in FIG. **5**A. In the example shown and described, the pulses are incremented by 0.2 volts. 30 After each pulse, there is a verify cycle, followed by an incrementally higher voltage pulse. This takes place until a desired or threshold voltage is verified in the floating gate. For example, this may take place until the floating gate is verified at 2.0 volts.

FIG. **5**B illustrates that for each program pulse, there is a distribution of the charge stored in the floating gates. For example, with the first pulse of 16.0 volts, the distribution of the verified charges is about three volts. So, if it is desired to store 2.0 volts on the floating gate, it may be necessary to increment up to 17.0 volts and higher in the control gate or wordline. If, for example, after a 17.0 volt programming pulse the distribution of stored charges on the floating gates is such that there are some floating gates above and some below the 2.0 V threshold, those below will receive a further programming while those above the threshold will not by having their channel boosted or "locked out."

With a constant environment, i.e. one where the potential and electric field of the neighboring components is constant, the programming pulses, will, after having reached a steady 50 state, result in a predictable and approximately linear increase in the cell voltage  $(V_t)$ , as seen in FIG. 5C. As seen in the nearly parallel lines, some "fast" floating gates may reach the desired verify  $V_t$  at a lower program voltage than other "slow" or "intermediate" floating gates. Once the steady state has 55 been reached, it can be seen that a linear increase in the program voltage results in a nearly linear increase in  $V_t$ .

Therefore, if, for example, a cell has a  $V_t$  of 1.99 volts it will receive another programming pulse to take it above the 2.0 volt threshold. In a constant environment, the cell should then 60 have a  $V_t$  of 2.19 volts. However, if there is any deviation of the voltage or electric field that is applied to the cell, for example between one programming pulse and another, the voltage stored on the cell may differ from that expected. If a neighboring component exerts an influence of the electrical 65 field of the cell during a programming pulse, the charge stored will also deviate. For example, the cell that was at 1.99 volts

6

in the previous verification cycle, may instead of having a  $V_t$  of 2.19 volts may have a  $V_t$  of 2.29 or 2.39 volts. As shown in FIG. 5C, coupling of potential from a nearby cell may cause one of the intermediate cells to deviate from the linear increase that is characteristic of the steady state. Thus, the distribution of the cells shown in FIG. 5B will increase due to any variation in the potential of adjacent components.

The increase in the distribution of cells will lessen the number of states that can be repeatably and reliably discerned in a multi-level storage system. This greatly lessens the storage capacity of a memory device with a given die size, and therefore increases the cost of production of a storage device with a desired storage capacity.

Specifically, as can be seen in FIGS. 5D and 5E, the voltages in the components of an adjacent cell will vary greatly during program and during "lockout." An adjacent cell is any cell located near another cell, in any direction, including diagonally. For example, floating gate 102A is adjacent to floating gate 102B. The active area of the cell comprises the channel area in the substrate below the floating gate and the wordline area above the floating gate. The cell may also be said to comprise portions of the shallow trench isolation area and other components. A cell is "locked out" by isolating its corresponding bitline if it has verified at the desired program voltage. In the example given above, if the cell has verified at 2.0 volts, it will be "locked out" from further programming pulses by increasing the cell voltage in the channel (substrate) to a relatively high voltage level by isolating the corresponding bitline.

FIG. **5**D shows an adjacent cell during the programming operations previously discussed. The shape and configuration of the cells is simplified for ease of understanding. In the example programming operation shown, wordline 106 of the cell is at 18 volts, floating gate 102 is at 10 volts, and substrate 108 is at 0 volts. However, during lockout, as shown in FIG. **5**E, wordline **106** is now at 18.2 volts, floating gate **102** is now at 13 volts, and substrate **108** is now at 8.0 volts. The channel is a portion of the substrate just below the upper surface of the substrate. While a selected cell is being programmed, an adjacent cell may be either in the program operation shown in FIG. 5D, or the lockout state shown in FIG. 5E. Furthermore, the voltages shown in the program operations vary with the different programming pulses discussed earlier. All of these voltages shown in an adjacent cell may couple to a selected cell during programming. It is the variation in these voltages that may result in the variation from steady state programming (FIG. 5C) and thus increased deviation (FIG. 5B).

FIG. 6 is a flowchart of the steps of making memory array 100 which should be referred to in tandem with FIGS. 7A-7J. The memory array 100 is fabricated in a substrate 108. Substrate 108 preferably comprises silicon but may also comprise any material known to those in the art suclvas Gallium Arsenide etc. . . First, a gate oxide layer 112 is formed upon substrate 108 in step 505 as seen in FIG. 7A. Gate oxide 112 is preferably grown on substrate 108 but may also be deposited. Gate oxide layer 112 preferably comprises silicon dioxide but may differ depending on what type of substrate is used and other processing factors or elements introduced during processing. For example, for CMOS applications, gate oxide 112 may comprise materials (known as ETO) including nitride/oxynitride. Next, a first gate layer 102a is deposited upon gate oxide layer 112 in step 510 as seen in FIG. 7B. The first gate layer 102a is made of semiconducting material such as polysilicon. A nitride layer 120 is then deposited upon the first floating gate layer 102a in step 515 as seen in FIG 7C. In step 520, parallel trenches are etched in substrate 108 with well known etching techniques. Generally in fabricating high

density memory arrays where the features are of a very small scale, plasma etching is preferred over wet etching in order to have a precise and uniform etch. In step **525** the trenches are then filled with a field oxide, as seen in FIG. 7D, to form isolation trenches **104**. The field oxide within isolation trenches **104** is preferably comprised of silicon dioxide but can be comprised of other insulating materials (including materials other than oxides). Isolation trenches **104** range from about 0.2 microns to about 0.25 microns wide and are preferably about 0.2 microns wide. The remaining field oxide **124** is removed via chemical-mechanical polishing ("CMP") in step **530**, as seen in FIG. 7E.

Next, in step 535, nitride layer 120 is etched away such that isolation trenches 104 extend above the surface of the first gate layer 102a, as seen in FIG. 7F. The isolating trenches 104 may extend above the substrate 108 and gate oxide layer 112 as shown, or, alternatively, may only extend up to the level of either the substrate 108, gate oxide layer 112, or first gate layer 102a, and it should be understood that differing processes and steps may be necessary to achieve these differing 20 embodiments.

A second gate layer 102b of the same semiconducting material as the first gate layer 102a is then deposited upon the gate oxide layer 112 and isolation trenches 104 in step 540. It is then selectively etched above isolation trenches 104 to 25 create floating gates 102 in step 545. The resultant structure can be seen in FIG. 7G. Floating gates 102 are substantially "T" shaped in order to maximize the coupling between the floating gate and the control gate, also referred to as the wordline **106** that activates the floating gate. The line between 30 the first and second gate layers 102a and 102b has been removed for the sake of clarity. The T shape provides a large surface area between floating gate and the wordline, thus maximizing the coupling ratio between the two devices for improved read, program and erase operations. For further 35 information, please refer to co-pending U.S. patent application Ser. No. 09/925,102 to Yuan et al., entitled "Scalable" Self-Aligned Dual Floating Gate Memory Cell Array and Methods of Forming the Array," which is hereby incorporated by this reference in its entirety.

As seen in FIG. 7H, a set of parallel trenches 122 is formed within isolating trenches 104 in step 550. Trenches 122 may extend within trenches 104 to the level of the upper surface of gate oxide 112 or any distance within trenches 104 within or below the level of gate oxide 112. Isolation layer 110 is then 45 deposited upon the floating gates 102, and within second trenches 122 in isolation trenches 104, in step 555, as seen in FIG. 7I. Isolation layer 110 is preferably a dielectric layer such as an oxide-nitride-oxide ("ONO") layer 110. The dielectric layer 110 can be any type of dielectric known in the 50 art and is not necessarily limited to an ONO structure. A wordline layer comprising a semiconducting material layer such as polysilicon and a conductive layer such as tungsten suicide is then deposited upon dielectric layer 110 in step 560, as can be seen in FIG. 7J. Wordlines 106 are then etched from 55 the wordline layer in step **565**.

As previously mentioned, the wordlines 106 extend down between the floating gates 102 into the isolating trenches 104. This isolates adjacent floating gates 102 from each other. In the preferred embodiment, wordlines 106 extend within the 60 isolation trenches 104 to or beyond the level of the gate dielectric 112.

The various layers can be formed and the etching steps can be performed in many different well known methods and orders, and are not necessarily done in the order described, i.e. 65 gate oxide layer 112 may be formed before or after the parallel trenches are etched into substrate 108 etc. . . . Further-

8

more, additional layers, steps, and resultant structures that are not described may also be part of the process and the resultant memory array.

The extended wordline reduces the problem of the aforementioned Yupin effect because it acts as a shield between adjacent floating gates. Again, in short, the Yupin effect is when the charge stored or otherwise present in a neighboring cell influences the reading of a selected cell. The present solution shields gates to avoid or minimize Yupin effect errors caused by neighboring gates. Yupin effect errors can also be accommodated through program and read circuitry and algorithms.

The extended wordline also protects against conduction leakage between adjacent floating gates within the dielectric layer 110 because it blocks the conduction path between adjacent gates. Furthermore, any possible stringers as a result of an incomplete etch of the floating gate layer that might short circuit adjacent gates are also-eliminated in the situation where the etch within the isolation trench extends past the upper (top of the "T") portion of the T shaped floating gate. For more information on the Yupin effect and on disturbs, please refer to U.S. Pat. No. 5,867,429, which was previously incorporated by reference.

While embodiments of the present invention have been shown and described, changes and modifications to these illustrative embodiments can be made without departing from the present invention in its broader aspects. Thus, it should be evident that there are other embodiments of this invention which, while not expressly described above, are within the scope of the present invention and therefore that the scope of the invention is not limited merely to the illustrative embodiments presented. Therefore, it will understood that the appended claims set out the metes and bounds of the invention. However, as words are an imperfect way of describing the scope of the invention, it should also be understood that equivalent structures and methods while not within the express words of the claims are also within the true scope of the invention.

The invention claimed is:

- 1. A multi-state flash memory device formed from a substrate in which individual memory cells can store multiple bits represented as charges of more than two possible levels, the device comprising:
  - a plurality of strings of transistors of a NAND architecture, each string of the plurality of strings comprising a first select gate, a plurality of floating gates, and a second select gate, the plurality of floating gates formed above channel regions in the substrate and separated from the channel regions,
  - wherein a controller circuit is adapted to cause adjacent first and second strings of the plurality of strings to undergo programming operations at the same time, the programming operations including setting different voltages levels in floating gates of the adjacent first and second strings, and
  - wherein [when] the plurality of strings of transistors is arranged such that, during programming of a selected floating gate of the first string, a change in a potential of a portion of the second adjacent string is shielded from the selected floating gate of the first string by a wordline extending across adjacent strings and extending between floating gates of the first and second strings into a shallow trench isolation trench between the channel regions of the first and second strings.
- 2. The flash memory device of claim 1 wherein the wordline shields the selected floating gate of the first string from a potential in the substrate at the second string.

- 3. The flash memory device of claim 1 wherein the wordline shields the selected floating gate of the first string from a potential of the adjacent floating gate of the second string.
- 4. The flash memory device of claim 1 further comprising a gate oxide layer between the floating gates and the substrate, 5 the wordline extending down past the level of an upper surface of the gate oxide layer.
- 5. The flash memory device of claim 1 wherein the wordline shields the selected floating gate of the first string from the potential of a floating gate of the second adjacent string. 10
  - 6. A flash memory device comprising:
  - a plurality of strings of adjacent transistors of a NAND architecture, individual strings of the plurality of strings comprising a first select gate, a plurality of floating gates, and a second select gate, the plurality of floating 15 gates formed above a substrate;
  - shallow trench isolation trenches between adjacent ones of the plurality of strings;
  - wordlines extending across the plurality of strings and extending between floating gates into the shallow trench 20 isolation trenches between adjacent strings of the plurality of strings,
  - wherein in the case of programming adjacent strings of the plurality of NAND strings, a channel of a first string adjacent a floating gate of a second string is at a first 25 potential for a number of programming pulses and is at a second potential during subsequent programming pulses,
  - wherein the potential of the channel of the first string couples to the potential of the floating gate of the second 30 string, and
  - wherein the wordline shields the floating gate of the second string from the potential of the channel of the first string thereby affecting the coupling to the potential of the floating gate.
- 7. The flash memory device of claim 6 further comprising a gate oxide layer between the floating gates and the substrate, the wordlines extending down past the level of an upper surface of the gate oxide layer.
- **8**. The flash memory device of claim **6** wherein the wordlines extend down past the level of an upper surface of the substrate.
- 9. The flash memory device of claim 6 wherein the word-lines extend down past the lower level of the channel.
- 10. A flash memory device formed from a substrate, the 45 device comprising:
  - a plurality of strings of transistors of a NAND architecture, each string of the plurality of strings comprising a first select gate, a plurality of floating gates, and a second select gate, the plurality of floating gates formed above 50 the substrate, a plurality of control gates, each control gate of the plurality of control gate overlying a floating gate;
  - the plurality of floating gates formed above a gate oxide layer formed upon cell channel regions within the sub- 55 strate; and
  - a plurality of wordlines that extend across the plurality of strings to connect control gates of different strings and that extend between the floating gates of adjacent strings, each wordline of the plurality of wordlines 60 extending down past an upper surface of the substrate to shield a selected floating gate during a read or verify operation from a potential present in an adjacent string.
- 11. The flash memory device of claim 10 wherein a wordline of the plurality of wordlines shields the selected floating 65 gate from the potential of the substrate beneath the adjacent string.

**10** 

- 12. The flash memory device of claim 11 wherein a wordline of the plurality of wordlines shields the selected floating gate from the potential of a channel region of the substrate beneath the adjacent string.
- 13. The flash memory device of claim 10 wherein a wordline of the plurality of wordlines shields the selected floating gate from a potential of a floating gate of the adjacent string.
- 14. A multi-state flash memory device formed from a substrate in which individual memory cells can store multiple bits represented as charges of more than two possible levels, the device comprising:
  - a plurality of strings of transistors of a NAND architecture arranged longitudinally in the memory device, each string of the plurality of strings comprising a first select gate, a plurality of floating gates, and a second select gate, the plurality of floating gates formed above channel regions in the substrate and separated from the channel regions;
  - wherein a controller circuit is adapted to cause adjacent first and second strings of the plurality of strings to undergo programming operations at the same time, the programming operations including setting different voltages levels in floating gates of the adjacent first and second strings, and
  - structure in the NAND architecture that at least partially shields a change in a potential of a portion of one adjacent string from a selected floating gate of another adjacent string when the other adjacent string is programmed by a wordline situated transversely over adjacent strings and including shielding portions extending towards the substrate between floating gates of the first and second strings.
- 15. The flash memory device of claim 14 wherein the wordline shields the selected floating gate of the other adjacent string from the potential of a floating gate of the one adjacent string.
  - 16. A multi-state flash memory device formed from a substrate in which individual memory cells can store multiple bits represented as charges of more than two possible levels, the device comprising:
    - a plurality of strings of transistors of a NAND architecture arranged longitudinally in the memory device, each string of the plurality of strings comprising a first select gate, a plurality of floating gates, and a second select gate, the plurality of floating gates formed above the substrate, a plurality of control gates, each control gate of the plurality of control gate overlying a floating gate, the plurality of floating gates formed above a gate oxide layer formed upon cell channel regions within the substrate;
    - wherein a controller circuit is adapted to cause adjacent first and second strings of the plurality of strings to undergo programming operations at the same time, the programming operations including setting different voltages levels in floating gates of the adjacent first and second strings, and
    - a plurality of wordlines situated transversely over the plurality of strings to connect control gates of different strings and that include shielding portions extending towards the substrate between the floating gates of adjacent strings, to shield a selected floating gate during a read or verify operation from a potential present in an adjacent string.
  - 17. The flash memory device of claim 16 wherein a word-line of the plurality of wordlines shields the selected floating gate from a potential of a floating gate of the adjacent string.

18. In manufacturing a memory device to have a plurality of memory cells having floating gates in which a programmable charge from among more than two levels is to be stored such that individual memory cells can represent multiple bits, the plurality of memory cells arranged over a substrate to form columns along a longitudinal direction and rows along a transverse direction, the memory electrically arranged such that bit lines corresponding to the columns are situated along the longitudinal direction, and word lines corresponding to the rows are arranged over the memory cells along the transverse direction, a method of shielding memory cells from one another, the method comprising:

arranging the plurality of word lines in rows along the transverse direction over corresponding rows of the memory cells such that each of the word lines is capacitively coupled with memory cells of a corresponding row;

providing a controller circuit that is adapted to cause adjacent first and second strings of the plurality of strings to 20 undergo programming operations at the same time, the programming operations including setting different voltages levels in floating gates of the adjacent first and second strings, and

forming the plurality of word lines such that each word line 25 includes a set of shielding portions extending towards the substrate between adjacent memory cells of the row of memory cells corresponding to that word line, thereby causing the word lines to at least partially shield the adjacent memory cells from one another.

19. A flash memory device comprising:

strings of adjacent transistors of a NAND architecture comprising a first select gate, a plurality of floating gates, and a second select gate, the plurality of floating gates formed above a substrate, with a channel of a first string adjacent a floating gate of a second string at a first potential for a number of programming pulses and at a second, different potential for a subsequent number of programming pulses; and

12

means for controlling the floating gates to be programmed at the same time to different levels and for shielding the floating gates from variations of adjacent potential fields during and between program pulses, the means for controlling the floating gates and for shielding the floating gates being situated over the floating gates and extending toward the substrate between the floating gates.

20. In a memory having a plurality of strings of memory cells arranged to form columns across a substrate surface and individually including a floating gate, wherein the strings of memory cells are separated by dielectric between them, and wherein a plurality of word lines extend across rows of memory cell floating gates the dielectric therebetween, a method of programming charge levels on an individual row of memory cells to defined states, comprising:

alternatively applying program pulses to and reading the states of memory cells along the row,

in response to reading that a memory cell along the row has reached its defined state, ceasing to apply any further programming pulses to such a memory cell while continuing to apply programming pulses to other memory cells in the row until all of the memory cells along the row have reached their defined states, and

utilizing shielding between the floating gates in the row during the alternate application of program pulses to and reading the state of the memory cells along the row by maintaining portions of the word lines between adjacent floating gates and extending toward the dielectric therebetween.

21. The method of claim 20, wherein in using the shielding, the dielectric fills trenches formed into the substrate surface between the strings of memory cells.

22. The method of claim 21, wherein providing shielding includes maintaining the word lines below the level of the substrate surface.

23. The method of claim 22, wherein applying program pulses includes applying programming pulses that are successively increased in magnitude.

\* \* \* \*