

US00RE41831E

(19) United States

(12) Reissued Patent

Sutardja et al.

(10) Patent Number:

US RE41,831 E

(45) Date of Reissued Patent:

Oct. 19, 2010

(54) CLASS B DRIVER

(75) Inventors: Sehat Sutardja, Los Altos Hills, CA

(US); Pierte Roo, Sunnyvale, CA (US)

(73) Assignee: Marvell International Ltd., Hamilton

(BM)

(21) Appl. No.: 11/284,395

(22) Filed: Nov. 21, 2005

Related U.S. Patent Documents

Reissue of:

(64) Patent No.: 6,844,837
Issued: Jan. 18, 2005
Appl. No.: 10/191,924
Filed: Jul. 8, 2002

U.S. Applications:

- (63) Continuation-in-part of application No. 09/920,241, filed on Aug. 1, 2001, now Pat. No. 7,433,665, and a continuation-in-part of application No. 09/737,474, filed on Dec. 18, 2000, now Pat. No. 6,462,688, and a continuation-in-part of application No. 09/737,743, filed on Dec. 18, 2000, now Pat. No. 7,194,037, and a continuation-in-part of application No. 09/629,092, filed on Jul. 31, 2000, now Pat. No. 6,775,529
- (60) Provisional application No. 60/211,571, filed on Jun. 15, 2000, and provisional application No. 60/206,409, filed on May 23, 2000.
- (51) Int. Cl. H03M 1/66 (2006.01)

See application file for complete search history.

(56) References Cited

U.S. PATENT DOCUMENTS

3,297,951 A 1/1967 Blasbalg

3,500,215	A	3/1970	Leuthold et al.
3,521,170	A	11/1970	Leuthold et al.
3,543,009	A	11/1970	Voelcker
3,793,588	A *	* 2/1974	Gerwen et al 375/296
3,793,589	A	2/1974	Puckett
3,973,089	A	8/1976	Puckett
4,071,842	A	1/1978	Tewksbury
4,112,253	A	9/1978	Wilhelm
4,131,767	A	12/1978	Weinstein
4,152,541	A	5/1979	Yuen
RE30,111	Ε	10/1979	Blood, Jr.

(Continued)

FOREIGN PATENT DOCUMENTS

DE 10 2004 017 497 11/2004 EP 0 800 278 8/1997

(Continued)

OTHER PUBLICATIONS

Everitt et al; "A 10/100Mb/s CMOS Ethernet Transceiver for 10BaseT, 10BaseTX and 100BaseFX", 1998 IEEE International Solid–State Circuits Conference, Digest of Technical Papers. 45th ISSCC.


(Continued)

Primary Examiner—Howard Williams

(57) ABSTRACT

A communication circuit, Ethernet controller card, and method comprises K digital-to-analog converters each receiving a corresponding digital control signal and each providing a corresponding analog control signal, wherein K is at least two; K voltage-to-current converters each providing a corresponding bi-level transmit signal component in accordance with a respective one of the corresponding analog control signals; and wherein the corresponding bi-level transmit signal components of each of the K voltage-to-current converters are combined to produce a J-level transmit signal, wherein J=K+1.

118 Claims, 19 Drawing Sheets



US RE41,831 E Page 2

U.S. PATENT	DOCUMENTS	5,388,123 A	2/1995	Uesugi et al.
4,309,673 A 1/1982	Norberg et al.	5,392,042 A	2/1995	
4,309,073 A 1/1982 4,321,753 A 3/1982		5,399,996 A		Yates et al.
, ,	Snijders et al.	5,403,421 A		Hinterseer
	Hareyama	5,418,478 A		Van Brunt et al.
	Belforte et al.	5,440,514 A		Flannagan et al.
4,408,190 A 10/1983	Nagano	5,440,515 A		Chang et al.
, ,	Werner	5,444,739 A 5,465,272 A	11/1995	Uesugi et al.
	Hareyama	5,405,272 A 5,471,665 A		Pace et al.
	Petrich et al.	5,479,124 A		Pun et al.
, ,	Falconer Eling et al	5,489,873 A		Kamata et al.
	Fling et al. Kanemasa	5,507,036 A		Vagher
, , ,	Kanemasa et al.	5,508,656 A		Jaffard et al.
, ,	Scipione	5,517,141 A	5/1996	Abdi et al.
4,626,803 A 12/1986	Holm	5,517,435 A	5/1996	Sugiyama
, ,	Claessen	5,521,540 A		Marbot
	Dahlqvist	5,537,113 A		Kawabata
, ,	Czarniak et al.	5,539,403 A		Tani et al.
	Cooper Wouda et al.	5,539,405 A 5,539,773 A		Norsworthy Knee et al.
, ,	Inamasu	5,557,027 A	9/1996	
	Gawargy	5,559,476 A		Zhang et al.
4,888,762 A 12/1989		5,568,064 A		Beers et al.
	Miyamoto	5,568,142 A	10/1996	Velazquez et al.
4,935,919 A 6/1990	Hiraguchi	5,572,158 A	11/1996	Lee et al.
, ,	Pfeifer	5,572,159 A		McFarland
, ,	McMahan	5,577,027 A	11/1996	•
, ,	Cukier et al.	5,579,004 A	11/1996	
, ,	Tomisawa Alfonso	5,585,795 A 5,585,802 A		Yuasa et al. Cabler et al.
, ,	Anonso Agazzi	5,587,681 A		Fobbester
	Kokubo et al.	5,589,788 A	12/1996	
, ,	Obinata	5,596,439 A		Dankberg et al.
5,084,865 A 1/1992	Koike	5,600,321 A	2/1997	Winen
, ,	Warner et al.	5,613,233 A		Vagher
, ,	Yousefi-Elezei	5,625,357 A	4/1997	_
, ,	Buttle et al.	5,629,652 A	5/1997	Welland et al.
5,153,450 A 10/1992 5,164,725 A 11/1992		5,648,738 A 5,651,029 A		Yang et al.
, ,	Patel et al.	5,659,609 A		Koizumi et al.
	Kondoh et al.	5,663,728 A		Essenwanger
	Iwaooji	5,666,354 A	9/1997	Cecchi et al.
5,204,880 A 4/1993	Wurster et al.	5,684,482 A	11/1997	
	Scott et al.	5,687,330 A		Gist et al.
	Takahashi	5,696,796 A		Poklemba Nalsashima
5,243,346 A 9/1993		5,703,541 A 5,719,515 A		Nakashima Danger
, ,	Jackson et al. Kocis et al.	5,726,583 A		Kaplinsky
, ,	Wilkison et al.	5,745,564 A	4/1998	-
	Himes	5,757,219 A		Weedon et al.
	Fitzgerald et al.	5,757,298 A		Manley et al.
	Jaeger et al.	5,760,726 A		Koifman et al.
, ,	Takakura et al.	5,790,060 A	8/1998	
, ,	Shih et al.	5,790,658 A		Yip et al.
, ,	DiPinto Traynor et al.	5,796,725 A 5,798,661 A		Muraoka Runaldue et al.
5,272,435 A 12/1993 5,280,526 A 1/1994	_	5,798,664 A		Nagahori et al.
, ,	Murphy et al.	5,812,597 A		Graham et al.
	Krenik	5,821,892 A	10/1998	
, ,	Takeuchi	5,822,426 A	10/1998	Rasmus et al.
, ,	Kudoh	5,825,819 A		Cogburn
5,307,405 A 4/1994		5,834,860 A		Parsons et al.
, ,	Ledzius et al.	5,838,177 A	11/1998	
, ,	Co et al. Segaram	5,838,186 A 5,841,386 A	11/1998	Inoue et al.
	Righter et al.	5,841,809 A		Koizumi et al.
	Kakuishi et al.	5,844,439 A	12/1998	
5,373,147 A 12/1994		5,859,552 A		Do et al.
5,375,147 A 12/1994		5,864,587 A		
5,388,092 A 2/1995	Koyama et al.	5,880,615 A	3/1999	Bazes

US RE41,831 E Page 3

5 007 050 A	2/1000	Via at al	6 2 1 2 7 7 5 1	D1 11/20	2001 Timdfows at al
5,887,059 A		Xie et al. 700/010	6,313,775		2001 Lindfors et al.
		Huang et al 708/819	6,332,004		2001 Chan
5,894,496 A	4/1999		6,333,959 1		2001 Lai et al.
5,898,340 A	4/1999	Chatterjee et al.	6,339,390 1	B1 1/20	2002 Velazquez et al.
5,930,686 A	7/1999	Devlin et al.	6,340,940]	B1 1/20	2002 Melanson
5,936,450 A	8/1999	Unger	6,346,899 1	B1 = 2/20	2002 Hadidi
5,940,442 A	8/1999	Wong et al.	6,351,229 1	B1 2/20	2002 Wang
5,940,498 A	8/1999	Bardl	RE37,619 I	E 4/20	2002 Mercer et al.
5,949,362 A	9/1999	Tesch et al.	6,369,734		2002 Volk
, ,		Jefferson et al.	6,370,190		2002 Young et al.
, ,		Steensgaard-Madsen	6,373,417		2002 Melanson
5,999,044 A			6,373,908		2002 Wicianson
,			,		
, ,		Gustavson	6,377,640		2002 Trans
		Talaga et al.	6,377,683		2002 Dobson et al.
, ,		Kabalka et al.	6,385,238		2002 Nguyen et al.
6,037,812 A		Gaudet	6,385,442		2002 Vu et al.
6,038,266 A		Lee et al.	6,389,077		2002 Chan
, ,		Hee et al.	6,408,032 1		2002 Lye et al.
6,044,489 A	3/2000	Hee et al.	6,411,647	B1 6/20	2002 Chan
6,046,607 A	4/2000	Kohdaka	6,415,003	B1 7/20	2002 Raghavan
6,047,346 A	4/2000	Lau et al.	6,421,377	B1 7/20	2002 Langberg et al.
6,049,706 A	4/2000	Cook et al.	6,421,534 1	B1 7/20	2002 Cook et al.
6,052,076 A	4/2000	Patton, III et al.	6,433,608 1	B1 8/20	2002 Huang
6,057,716 A	5/2000	Dinteman et al.	6,441,761	B1 8/20	2002 Viswanathan
6,067,327 A	5/2000	Creigh et al.	6,452,428 1	B1 9/20	2002 Mooney et al.
6,087,968 A	7/2000	Roza	6,462,688 1		2002 Sutardja
,		Gaudet	6,468,032		2002 Patel
6,100,830 A	8/2000		, ,		2002 Yang et al 370/289
6,121,831 A	9/2000		6,476,476		2002 Glenn
, ,	10/2000		, ,		2002 Viswanathan
, ,	10/2000		, ,		2002 Yeap et al.
, ,		Shirani et al.	6,477,200 1		2002 Agazzi et al.
, ,		Morzano	6,492,922		2002 New
, ,	11/2000		6,501,402		2002 Rew 2002 Boxho
, ,		Schofield	6,509,854		2003 Morita et al.
,			•		
, ,	12/2000		6,509,857 I		2003 Nakao
·		Harrington et al.	6,531,973		2003 Brooks et al.
, ,		Yamaoka	6,535,987		2003 Ferrant
, ,		Leonowich et al.	6,539,072		2003 Donnelly et al.
, ,		Hee et al.	6,556,677		2003 Hardy
, ,	1/2001		6,563,870		2003 Schenk
, ,	2/2001		6,566,677		2003 Kano
, ,		Montalvo	6,570,931 1		2003 Song
, ,		Bult et al.	6,576,746		2003 McBride et al.
·	2/2001	Fang	6,577,114		2003 Roo
, ,		Kawano et al.	6,583,742		2003 Hossack
6,201,831 B1	3/2001	Agazzi et al.	6,594,304 1		2003 Chan
6,201,841 B1	3/2001	Iwamatsu et al.	6,606,489	B2 = 8/20	2003 Razavi et al.
6,204,788 B1	3/2001	Tani	6,608,743	B1 8/20	2003 Suzuki
6,211,716 B1	4/2001	Nguyen et al.	6,633,178	B2 = 10/20	2003 Wilcox et al.
6,215,429 B1	4/2001	Fischer et al.	6,687,286	B1 2/20	2004 Leonowich et al.
6,223,061 B1	4/2001	Dacus et al.	6,690,742	B2 2/20	2004 Chan
6,236,345 B1	5/2001	Dagnachew et al.	6,714,825	B1 = 3/20	2004 Tanaka
6,236,346 B1	5/2001	Schofield	6,721,379	B1 4/20	2004 Cranford, Jr. et al.
6,236,645 B1	5/2001	Agazzi	6,731,748 1	B1 5/20	2004 Edgar, III et al.
6,249,164 B1	6/2001	Cranford, Jr. et al.	6,744,831	B2 6/20	2004 Chan
6,249,249 B1		Obayashi et al.	6,744,931 1		2004 Komiya et al.
6,259,012 B1		Hoshino	6,751,202		2004 Henrie
6,259,680 B1		Blackwell et al.	6,765,931		2004 Rabenko et al.
6,259,745 B1			6,775,529		
6,259,957 B1			,		2004 Brooks et al.
, ,	7/2001		6,823,028		2004 Phanse
, ,		Steensgaard-Madsen	, ,		2005 Sutardja et al.
		Uehara et al.	·		2005 Levin et al.
, ,		Gupta 327/392	6,870,881 I		2005 Levin et al. 2005 He
·		Shih et al.	6,882,216		2005 He 2005 Kang
6,289,068 B1			6,980,644		2005 Kang 2005 Sallaway et al.
6,295,008 B1			2001/0050585		2003 Sanaway et al. 2001 Carr
	10/2001	•	2001/0030383 7		2001 Carr 2002 Williams
6,307,490 B1			2002/0001087 2		2002 williams 2002 Blackwell et al.
, ,		Saif et al.			
6,309,077 B1	10/2001	Sail Ct al.	2002/0084857	AI 1/20	2002 Kim

2002/0136321	A 1	9/2002	Chan
2002/0181601	A 1	12/2002	Huang et al
2003/0002570	A 1	1/2003	Chan
2003/0174660	A 1	9/2003	Blon et al.
2004/0005015	A 1	1/2004	Chan
2004/0090981	A 1	5/2004	Lin et al.
2004/0091071	A 1	5/2004	Lin et al.
2004/0105504	A 1	6/2004	Chan
2004/0141569	A 1	7/2004	Agazzi
2004/0208312	A 1	10/2004	Okuda
2005/0025266	A1	2/2005	Chan

FOREIGN PATENT DOCUMENTS

JP	57-48827		3/1982
JP	58-111415		7/1983
JP	62-159925		7/1987
JP	63300700		12/1988
JP	204527		8/1989
JP	3-273704		12/1991
JP	4-293306		10/1992
JP	4-351109		12/1992
JP	05064231	A	3/1993
JP	6029853		2/1994
JP	6-97831		4/1994
JP	6-276182		9/1994
JP	7-131260		5/1995
JP	9-55770		8/1995
JP	9-270707		3/1996
JP	10-126183		5/1998
JP	2001-177409		12/1999
JP	6-97831		4/2005
JP	6-276182		4/2005
JP	9-270707		4/2005
JP	62-159925		4/2005
JP	2001-177409		4/2005
TW	0497334		8/2002
TW	0512608		12/2002
TW	0545016		8/2003
WO	WO 99/46867		* 9/1999
WO	WO 00/27079		5/2000
WO	WO 00/28663	A2	5/2000
WO	WO 00/28663	A3	5/2000
WO	WO 00/28663		5/2000
WO	WO 00/28668		5/2000
WO	WO 00/28691	A3	5/2000
WO	WO 00/28691		5/2000
WO	WO 00/28691	A2	5/2000
WO	WO 00/28712		5/2000
WO	WO 00/35094		6/2000

OTHER PUBLICATIONS

Gray et al; "Analysis and Design of Analog Integrated Circuits", pp. 270 and 274. 3rd Edition © 1993 John Wiley & Sons, Inc.

H4000 Digital Ethernet Transceiver Technical Manual, Distributed Systems, Chapter 3, pp. 3–1 to 3–11, copyright 1982 by Digital Equipment Corporation.

Song et al; "FP 12.1: NRZ Timing Recovery Technique for Band–Limited Channels" (Slide Supplement), 1996 IEEE International Solid–State Circuits Conference, Digest of Technical Papers. 43rd ISSCC.

Stonick et al; An Adaptive PAM–4 5–Gb/s Backplane Transceiver in 0.25–um CMOS; IEEE Journal of Solid–State Circuits, vol. 38, No. 3, Mar. 2003; pp. 436–443.

The Electrical Engineering Handbook, Chapter 31, "D/A and A/D Converters", Richard C. Dorf, editor, CRC Press, 1993.

A CMOS Transceiver for 10/Mb/s and 100–Mb/s Ethernet; Jaems, Everitt, James F. Parker, Paul Hurst, Dave Nack, and Kishan Rao Konda; IEEE Journal of Solid–State Circuits, vol. 33, No. 12, Dec. 1998; 9 pages.

Analysis and Design of Analog Integrated Circuits, Fourth Edition; 1977; 7 pages.

Combining Echo Cancellation and Decision Feedback Equalization; K. H. Mueller, American Telephone and Telegraph Company, The Bell System Technical Journal, vol. 58, No. 2, Feb. 1979; 11 pages.

Gigabit Ethernet PHY Chip Sets LAN Speed Record For CopperStory; Lee Goldberg; 1998; 6 pages.

High Speed Modem Solutions, Info Card 20, Linear Technology; 6 pages Author Anonymous, No date available.

Integrated Circuits for Data Transmission Over Twisted—Pair Channels; David A. Johns and Daniel Essig; IEEE Journal of Solid—State Circuits, vol. 32, No. 3, Mar. 1997; 9 pages.

Low-Noise Local Oscillator Design Techniques using a DLL-based Frequency Multiplier for Wireless Application; George Chien; 2000; 190 pages.

Micro-Electronic Circuits; Adel S. Sedra; 1982; 9 pages. Microelectronic Circuits, Third Edition, Adel S. Sedra and Kenneth C. Smith, Saunders College, Publishing, 1991, 70 pages.

Monolithic CMOS Frequency Synthesizer for Cellular Applications; George Chien and Prof. Paul R. Gray, University of California, Berkeley, CA; 9 pages, No date available. ISSCC '99 Short Course Information, Fast Local Area Networks, 3 pages, Author Anonymous, No date available.

A 900–MHz Local Oscillator using a DLL–based Frequency Multiplier Technique for PCS Applications; Geroge Chien and Paul R. Gray, University of California, Berkeley, CA; 3 pages, No date available.

A 10-b, 500-M Sample/s CMOS DAC in 0.6 mm2; Chi-Hung Lin and Klaas Bult; IEEE Journal of Solid-State Circuits, vol. 33, No. 12, Dec. 1996; 11 pages.

Gigabit Ethernet 1000BASE—T; Gigabit Ethernet Over 4—Pair 100 OHM Category 5 Cabling; Gigabit Ethernet Alliance; 1997; 15 pages.

U.S. Appl. No. 60/106,265, filed Oct. 1998, Chan.

U.S. Appl. No. 60/107,105, filed Nov. 1998, Chan.

U.S. Appl. No. 60/107,702, filed Nov. 1998, Chan.

U.S. Appl. No. 60/108,001, filed Nov. 1998, Chan.

U.S. Appl. No. 09/920,241, filed Aug. 2001, Roo.

U.S. Appl. No. 09/920,240, filed Aug. 2001, Roo et al.

U.S. Appl. No. 09/737,743, filed Dec. 2000, Sutardja.

A 1.2 GHz Programmable DLL—Based Frequency Multiplier for Wireless Applications IEEE Transaction on Very Large Scale Integration (VLSI) Systems, vol. 12, Isssue 12, Dec. 2004, Wang et al.

A 1.24–GHz MonolithicCMOS VOC with PhaseNoise of—137 dBc/Hz at a3–MHz Offset IEEE Microwave & Guided Wave Letters, vol. 9, No. 3, 1999, Hung et al., pp. 111–113.

A 1.8–GHz Low–Phase–Noise CMOS VCO Using Optimized Hollow Spiral Inductors IEEE Journal of Solid State Circuits vol. 32, No. 5, 1997, Craninckx et al., pp. 736–744. A 1.8–GHz Low–Phase–Noise Voltage–Controlled Oscillator with Prescaler IEEE Journal of Solid State Circuits vol. 30 No. 12, 1995, Craninckx et al., pp. 1474–1482.

A 1.9–GHz Wide–Band IF Double Conversion CMOS Receiver for CordlessTelephone Applications IEEE Journal of Solid State Circuits vol. 32 No. 12, 1997, Rudell et al., pp. 2071–2088.

A 10 bit 80 MHz glitchless CMOS D/A converter Proceedings of the IEEE 1991 Custom Integrated Circuits Conference, May 1991, Takakura et al., pp. 26.5.1–26.5.4.

A 100 Mb/s BiCMOS Adaptive Pulse–Shaping Filter IEEE Journal on Selected Areas in Communications vol. 13, No. 9, Dec. 1995, Shoval et al., pp. 1692–1702.

A 100 Mb/s CMOS 100Base—T4 Fast Ethernet Transceiver for Category 3,4 & 5 UTP 1998 IEEE International Solid—State Circuits Conference, Digest of Technical Papers. Feb. 1998, Chan et al.

A 10-b 125-MHz CMOS digital-to-analog converter (DAC) with threshold-voltage compensated current sources IEEE Journal of Solid-State Circuit, vol. 29, Nol 11, Nov. 1994, Chin et al., pp. 1374–1380.

A 10-b 70-MS/s CMOS D/A converter IEEE Journal of Solid-State Circuits, vol. 26, No. 4, Apr. 1991, Nakamura et al., pp. 637-642.

A 130–MHz 8–b CMOS video DAC for HDTV applications IEEE Journal of Solid–State Circuit, vol. 26, No. 7, Jul. 1991, Fournier et al., pp. 1073–1077.

A 14–Bit Current–Mode Sigma Delta DAC Based Upon Rotated Data Weighted Avergage IEEE Journal of Solid–State Circuits, vol. 35, Issue 8, Aug. 2000, Radke et al., pp. 1074–1084.

A 14–Bit Intrinsic Acurracy Q2 Random Walk CMOS DAC IEEE Journal of Solid–State Circuits, vol. 34, Issue 12, Dec. 1999, Van Der Plas et, pp. 1708–1718.

A 2.5 V CMOS Delay–Locked Loop for an 18 Mbit, 500 Megabyte/s DRAM IEEE Journal of Solid–State Circuits, vol. 29, Issue 12, Dec. 1994, Lee et al., pp. 1491–1496.

A 2.7–V 900–GHz /1.9–GHz Dual–Band Transceiver IC for Digital Wireless Communication IEEE Journal of Solid–State Circuits, vol. 34, Issue 3, Mar. 1999, Leong et al., pp. 286–291.

A 3 V 10b 100MS/s Digital—to—Analog Converter for Cable Modem Applications Proceedings of the Second IEEE Asia Pacific Conference on ASICs, Aug. 2000, Lee et al., pp. 203–205.

A 30–MHz Hybrid Analog / Digital Clock Recovery Circuit in 2–um CMOS, 1990, Kim et al., pp. 1385–1394.

A 320 MHz CMOS triple 8b DAC with on-chip PLL and hardware cursor 1994 IEEE International Solid-State Circuits Conference, Digest of Technical Papers, 41st ISSCC., Feb. 16–18, 1994 pp. 50–51, Reynolds.

A 333MHz, 20mW, 18ps Resolution Digital DLL using Current–controlled Delay with Parallel Variables Resistor DAC (PVR–DAC) Proceedings of the Second IEEE Asia Pacific Conference on ASICs, 2000. AP–ASIC 2000, Aug. 2000, Eto et al., pp. 349–350.

A 3V Low Power 0.25um CMOS 100Mb/s Receiver for Fast Ethernet 2000 IEEE International Solid–State Circuits Conference, 2000. Digest of Technical Papers, ISSCC. Feb. 7–9, 2000 pp. 308–309, 467, Shoael et al.

A 3–V, 22–mV Multibit Current–Mode DAC with 100 dB Dynamic Range IEEE Journal of Solid–State Circuits, vol. 31, Issue 12, Dec. 1996, Hamasaki et al., pp. 1888–1894.

A BiCMOS Double–Low–IF Receiver for GSM Proceedings of the IEEE 1997 Custom Integrated Circuits Conference, May 5–8, 1997, Banu et al., pp. 521–524.

A CMOS Channel–Select Filter for a Direct–Conversion Wireless Receiver IEEE 1996 Symposium on VLSI Circuits, Digest of Technical Papers, Jun. 13–15, 1996, Chang et al., pp. 62–63.

A CMOS Mixed–Signal 100Mb/s Receive Architecture for Fast Ethernet, Proceedings of the IEEE Custom Integrated Circuits, May 16–19, 1999 pp. 253–256, Shoval et al.

A CMOS Oversampling D/A Converter with a Current–Mode Semidigital Reconstruction Filter IEEE Journal of Solid–State Circuits, vol. 28, Issue 12, Dec. 1993, Su et al., pp. 1224–1233.

A CMOS Serial Link for Fully Duplexed Data Communication IEEE Journal of Solid–State Circuits, vol. 30, Issue 4, Apr. 1995, Lee et al.

A CMOS Steering—Current Multiplying Digital—to—Analog Converter Analog Integrated Circuits and Signal Processing; Kluwer Academic Publishers; 1995, Henriques et al., pp. 145–155.

A CMOS Transceiver Analog Front–End for Gigabit Ethernet over Cat–5 Cables 2001 IEEE International Solid–State Circuits Conference, Digest of Technical Papers, ISSCC. Feb. 5–7, 2001, Roo et al.

A Constant Slew Rate Ethernet Line Driver IEEE Journal of Solid–State Circuits, vol. 36, Issue 5, May 2001 pp. 854–858, Nack et al.

A DSP Receiver for 1000 Base—T PHY 2001 IEEE International Solid—State Circuits Conference, Digest of Technical Papers, Feb. 5–7, 2001 pp. 308–309, 458, He et al.

A Dynamic Line—Termination Circuit for Multireceiver Nets IEEE Journal of Solid—State Circuits, vol. 28, No. 12, Dec. 1993, Dolle, pp. 1370–1373.

A Fully Integrated Low–Noise 1–GHz Frequency Synthesizer Design for Mobile Communication Application IEEE Journal of Solid–State Circuits, vol. 32, Issue 5, May 1997, Lee et al., pp. 760–765.

A Gigabit Transceiver Chip Set for UTP CA–6 Cables in Digital CMOS Technology 2000 IEEE International Solid—State Circuits Conference, Digest of Technical Papers. ISSCC. Feb. 7–9, 2000, Azadet et al.

A high–performance CMOS 70–MHz palette/DAC IEEE Journal of Solid–State Circuits, vol. 6, Dec. 1987, Letham et al., pp. 1041–1047.

A low glitch 10-bit 75 MHz CMOS video D/A converter IEEE Journal of Solid-State Circuits, vol. 30, Issue 1, Jan. 1995, Wu et al., pp. 68-72.

A Low–Noise 1.6–GHz CMOS PLL with On–Chip Loop Filter 1997 Proceedings of the IEEE Custom Integrated Circuits Conference,., May 5–8, 1997 pp. 407–410, Parker et al.

A Low-Noise RF Voltage-Controlled Oscillator Using On-Chip High-Q Three-Dimension Coil Inductor and Micromachined Variable Capacitor Solid-State Sensor & Actuator Workshop, Hilton Head, S.C. Jun. 1998, Young et al., pp. 128–131.

A Low-Noise, 900-GHz VCO in 0.6um CMOS IEEE Journal of Solid-State Circuits, vol. 34, Issue 5, May 1999, Park et al., pp. 586-591.

A Micromachined Variable Capacitor for Monolithic Low–Noise VCOS Transducers Research Foundation Solid–State Sensor & Actuator Workshop, Hilton Head, S.C. Jun. 1996, Young et al., pp. 86–89.

A Mixed Signal 120M PRML Solution for DVD Systems A Mixed–Signal 120 MSample/s PRML Solution for DVD systems; 1999 IEEE International Solid–State Circuits Conference, 1999 ISSCC Digest of Technical Papers, Feb. 15–17, 1999 pp. 38–39, Baird et al.

A Mixed Signal DFE/FFE Receiver for 100Base—TX Applications 2000 IEEE International Solid—State Circuits Conference, 2000 ISSCC Digest of Technical Papers, Feb. 7–9, 2000 pp. 310–311, Kelly et al.

A Monolithic 2.3–Gb/s 100–mW Clock and Data Recovery Circuit in Silicon Bipolar Technology IEEE Journal of Solid–State Circuits, vol. 28, Issue 12, Dec. 1993, Soyuer et al., pp. 1310–1313.

A Monolithic 480 Mb/s Parallel AGC/Decision/Clock-Recovery Circuit in 1.2-mW CMOS IEEE Journal of Solid-State Circuits, vol. 28, Issue 12, Dec. 1993, Hu et al., pp. 1314–1320.

A New Approach for the Fabrication of Micromechanical Structures © 1989 Elsevier Sequoia, *Sensors and Actuators* 19 (1989) 289–307, Dec. 1998, Parameswaran et al., pp. 289–307.

A Self–Terminating Low–Voltage Swing CMOS Output Driver IEEE Journal of Solid–State Circuits, vol. 23 No. 2 Apr. 1988, Knight, Jr. et al., pp. 457–464.

A Single-Chip CMOS Direct—Conversion Transceiver for 900MHz Spread—Spectrum Digital Cordless Phones 1999 IEEE International Solid—State Circuits Conference, 1999 ISSCC Digest of Technical Papers, Feb. 15–17, 1999 pp. 228 and appendix, Cho et al., 10 pages.

A Third Method of Generation and Detection of Single–Sideband Signals 1956 Proceedings of the IRE vol. 44 No. 12 pp. 1703–1705, Institute of Radio Engineers, Dec. 1956, Weaver, Jr.

A Two Chip 1.5 GBs Serial Link Interface IEEE Journal of Solid-State Circuits, vol. 27, Issue 12, Dec. 1992 pp. 1805–1811, Walker et al.

Active Output Impedance for ADSL Line Drivers Texas Instrument Application Report SLOA100; Nov. 2002, Stephens.

Adaptive Impedance Matching 1994 IEEE International Symposium on Circuits and Systems, ISCAS '94., vol. 2, May 30–Jun. 2, 1994 pp. 69–72, Munshi et al.

ADSL Line Drive/Receiver Design Guide, Part 1 Linear Technology Magazine; Feb. 2000, pp. 26–31, Regan.

An 80–MHz 8–bit CMOS D/A converter IEEE Journal of Solid–State Circuits, vol. 21, Issue 6, Dec. 1986, Miki et al., pp. 983–988.

An 8-bit 2-ns Monolithic DAC IEEE Journal of Solid-State Circuits, vol. 23, Issue 1, Feb. 1988 pp. 142–146, Tsutomu Kamoto.

An Adaptive Cable Equalizer for Serial Digital Rates to 400Mb/s 1996 IEEE International Solid–State Circuits Conference, 43rd ISSCC Digest of Technical Papers, Feb. 8–10, 1996 pp. 174–175, 439, Baker.

An ADSL Integrated Active Hybrid Circuit, slide presentation no date given, Texas Instrument, Hellums et al.

An All Analog Multiphase Delay Locked Loop Using a Replica Delay Line for Wide Range Operation and Low–Jitter Performance IEEE Journal of Solid–State Circuits, vol. 35, Issue 3, Mar. 2000, Moon et al., pp. 377–384.

An Intergratable 1–2.5Gbps Low Jitter CMOS Transceiver with Built in Self Test Capability 1999 IEEE Symposium on VLSI Circuits, Digest of Technical Papers, Jun. 17–19, 1999 pp. 45–46, Yee et al.

Analysis and Optimatization of Monolithic Inductors and Transformers for RF Ics Proceedings of the IEEE 1997 Custom Integrated Circuits Conference, May 5–8 1997, Niknejad et al., pp. 375–378.

Analysis of Timing Jitter in CMOS Ring Oscillators 1994 IEEE International Symposium on Circuits and Systems, ISCAS '94., vol. 4, May 30–Jun. 2, 1994 pp. 27–30 vol. 4, Weigandt et al.

Analysis, Design, and Optimization of Spiral Inductors and Transformers for Si RF IC's IEEE Journal of Solid–State Circuits, vol. 33, Issue 10, Oct. 1998, Niknejad et al., pp. 1470–1481.

Charge–Pump Phase–Lock Loops IEEE Transactions on Communications, vol. 28, Issue 11, Nov. 1980, Gardner, pp. 1849–1858.

Codec for Echo-Canceling, Full-Rate ADSL Modems IEEE Journal of Solid-State Circuits, vol. 34, Issue 12, Dec. 1999 pp. 1973–1985, Hester et al.

Delay Based Monolithic CMOS Frequency Synthesizer for Portable Wireless Applications May 1998, slide presentation; unknown source, unknown location, Chien.

Design of a 10-bit 100 MSamples/s BiCMOS D/A Converter Design of a 10-bit 100 MSamples/s BiCMOS D/A Converter; Jorgensen, I.Harald.Holger et al..; IEEE Proceedings of the 38th Midwest Symposium on Circuits and Systems, vol. 2, Aug. 13–16, 1995, pp. 730–733.

Digital Generation of Low–Frequency Sine Waves IEEE Transactions on Instrumentation and Measurement, vol. 18, Issue 2, Jun. 1969 pp. 97–105, Davies.

Digital Logic and Computer Design © Prentice—Hall 1979, pp. 1–612, Mano.

Digital Systems Engineering (Cover and pp. 390–391) Cambridge University Press, no date, Dally et al.

Digital—to—Analog Converter having Common—mode Isolation and Differential Output IBM Journal of Research & Development, Jan. 1973, pp. 55–60, Hellwarth et al.

Doppler Estimation Using a Coherent Ultrawide—Band Random Noise Radar IEEE Transactions on Antennas and Propagation, vol. 48, Issue 6, Jun. 2000 pp. 868–878, Narayanan et al.

DP83220 CDLTM Twisted Pair FDDI Transceiver Device National Semiconductor Inc. Advance Product Information, Oct. 1992.

Dual Mode Transmitter with Adaptively Controlled Slew Rate and Impedance Supporting Wide Range Data Rates 14th Annual IEEE International ASIC/SOC Conference, Sep. 12–15, 2001 pp. 321–324, Song.

Experimental Results and Modeling Techniques for Substrate Noise in Mixed–Signal Integrated Circuits IEEE Journal of Solid–State Circuits, vol. 28, Issue 4, Apr. 1993, Su et al., pp. 420–430.

FA 18.5: A Delay Line Loop for Frequency Synthesis of De–Skewed Clock 1994 IEEE International Solid–State Circuits Conference, 1994. Digest of Technical Papers. 41st ISSCC., Feb. 16–18, 1994 pp. 298–299, Waizman.

FA 7.2: The Future of CMOS Wireless Transceivers 1997 IEEE International Solid–State Circuits Conference, 1997. Digest of Technical Papers, Feb. 1997, Abidi et al., pp. 118–119; 440.

Fibre Distributed Data Interface (FDDI)—Token Medium Dependent (TP–PMD) American National Standard for Information Technology—ANSI® X3.263–1995, Sep. 1995, American National Standard.

FP 12.1: NRZ Timing Recovery Technique for Band–Limited Channels Digest of Technical Papers. 43rd ISSCC., 1996 IEEE International Solid–State Circuits Conference, Feb. 8–10, 1996 pp. 194–195, 443, Song et al.

FP 14.7: A Fully Integrated 2.7V 0.35um CMOS VCO for 5GHz Wireless Applications Design for Mobile Digest of Technical Papers. 45th ISSCC 1998 IEEE International Solid–State Circuits Conference, pp. 226–227, Feb. 1998, Kinget.

Future Directions in Silicon ICs for RF Personal Communications Proceedings of the IEEE 1995 Custom Integrated Circuits Conference, May 1–4, 1995, Gray et al., pp. 83–90. HC–5509B ITU CO/Loop Carrier SLIC Product Info Sheet, Aug. 2003, Intersil.

High Performance Electrical Signaling Proceedings. Fifth International Conference on Massively Parallel Processing, Jun. 15–17, 1998 pp. 11–16. Dally et al.

High—Speed Electrical Signaling: Overview and Limitations IEEE Micro, Jan./Feb. 1998, Horowitz et al., Dec. 24, 1998. IEEE Standard 802.3: Part 3 Carrier Sense Multiple Access with Collision Detection (CSMA/CD) Access Method and Physical Detection, Mar. 2002, pp. 1–378.

Short Course: Local Area Networks, Feb. 1998, Rao; Kenney.

Integrated Analog—to—Digital and Digital—to—Analog Converters—Chapter 6 Kluwer Academic Publishers © 1994, Van de Plassche, pp. 211–271.

Large Suspended Inductors on Silicon and Their Use in a 1-micrometer CMOS RF Amplifier IEEE Electron Device Letters, vol. 14, Issue 5, May 1993, Chang et al., pp. 246–248.

Linear Technology High Speed Modem Solutions Info Card. Low–Jitter Process–Independent DLL and PLL Based on Self–Blased Techniques IEEE Journal of Solid–State Circuits, vol. 31, Issue 11, Nov. 1996, Maneatis, pp. 1723–1732.

Low–Power Equalizer Architectures for High–Speed Modems IEEE Communications Magazine, Oct. 1998 pp. 118–126, Azadet.

Micro-Electronic Circuits 3rd Ed.; Saunders College Publishing, 1991, Sedra et al., pp. 62–63; 86–92; 95–97;243–247.

Mismatch Shaping for a Current–Mode Multibit Delta–Sigma DAC IEEE Journal of Solid–State Circuits, vol. 34, Issue 3, Mar. 1999, Shui et al., pp. 331–338.

Modeling and Analysis of Substrate Coupling in Integrated Circuits IEEE Journal of Solid–State Circuits, vol. 31, Issue 3, Mar. 1996, Gharpurey et al., pp. 344–353.

Modeling of CMOS Digital—to—Analog Converters for Telecommunication IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, vol. 46, Issue 5, May 1999, Wikner et al., pp. 489–499.

Monolithic High–Performance Three–Dimensional Coil Inductors for Wireless Communications Technical Digest, International Electron Devices Meeting, 1997. Dec. 7–10, 1997 pp. 67–70, Young et al.

A 1.9GHzMicromachined–Based Low–Phrase–Noise CMOS VCO 1999 IEEE International Solid–State Circuits Conference, Digest of Technical Papers; Feb. 15–17, 1999.

MTD214—EthernetEncoder/Decoder and 10BaseT Transceiver with Built–in Waveform Shaper, 1997, Myson Technology, Jan. 11.

MTD972 (Preliminary) 100BaseTX PCS/PMA, 1997, Myson Technology, Jan. 21.

Multifrequency Zero–Jitter Delay–Locked Loop IEEE Journal of Solid–State Circuits, vol. 29, Issue 1, Jan. 1994, Efendovich et al., pp. 67–70.

Numerically Stable Green Function for Modeling and Analysis of Substrate Coupling in Integrated Circuits IEEE Transactions on Computer—Aided Design of Integrated Circuits and Systems, vol. 17, Issue 4, Apr. 1998, Niknejad et al., pp. 305–315.

On–Chip Terminating Registers for High Speed ECL–C-MOS Interfaces Proceedings of Fifth Annual International IEEE ASIC Conference and Exhibit, Sep. 21–25, 1992, Gabara, pp. 292–295.

Phase Noise in Multi–Gigahertz CMOS Ring Oscillators Proceedings of the IEEE 1998 Custom Integrated Circuits Conference, May 11–14, 1998 pp. 49–52, Hajimiri et al., pp. 49–52.

PLL/DLL System Noise Analysis for Low Jitter Clock Synthesizer Design 1994 IEEE International Symposium on Circuits and Systems, ISCAS '94., vol. 4, May 30–Jun. 2, 1994, Kim et al., pp. 31–34.

Principles of Data Conversion System Design © 1995 AT&T, IEEE Press, Willey Interscience, Razavi.

Progress in High–Speed and High–Resolution CMOS Data Converters 1995 20th International Conference on Microelectronics, 1995. Proceedings., vol. 1, Sep. 1995, Liberali et al., pp. 19–28.

Pulse, Digital, and Switching Waveforms © 1965 Mc Graw-Hill, Millman et al., pp. 674–675.

Recent Developments in High Integration Multi–Standard CMOS Transceivers for Personal Communication Systems 1998 International Symposium on Low Power Electronics and Design, Aug. 10–12, 1998 pp. 149–154, © 1998 ACM, Rudell et al., pp. 149–154.

SA 18.3: A 1.9GHz Wide–Band IF Double Conversion CMOS Integrated Receiver for Cordless Telephone Applications 1997 IEEE International Solid–State Circuits Conference, Feb. 6–8, 1997, Rudell et al., pp. 304–305, 476.

Si IC-Compatible Inductors and LC Passive Filters IEEE Journal of Solid-State Circuits, vol. 25, Issue 4, Aug. 1990, Nguyen et al., pp. 1028–1031.

SP 21.2 : A 1.9GHz Single–Chip IF Transceiver for Digital Cordless Phones 1996 IEEE International Solid–State Circuits Conference, Feb. 8–10, 1996 pp. 342–343, 470, Sato et al.

SP 23.6: A 1.8GHz CMOS Voltage—Controlled Oscillator 1997 IEEE International Solid—State Circuits Conference, Feb. 6–8, 1997, Razavi, pp. 388–389.

SP 23.7: A Balanced 1.5GHz Voltage Controlled Oscillator 1997 IEEE International Solid–State Circuits Conference, Feb. 6–8, 1997, Dauphinee et al., pp. 390–391, 491.

SP 23.8: Silicon Bipolar VCO Family for 1.1 to 2.2 GHz with Fully–Integrated Tank and Tuning Circuits 1997 IEEE International Solid–State Circuits Conference, Feb. 1997, Jansen et al., pp. 392–393, 492.

SP 24.6: A 900MHz CMOS LC–Oscillator with Quadrature Outputs 1996 IEEE International Solid–State Circuits Conference, Digest of Technical Papers. 43rd ISSCC., Feb. 8–10, 1996 pp. 392–393, Rofougaran et al.

TA 8.7: A 2.7V GSM Transceiver ICs with On–Chip Filtering 1995 IEEE International Solid–State Circuits Conference, Digest of Technical Papers. 42nd ISSCC, Feb. 15–17, 1995 pp. 148–149, Marshall et al.

Techdictionary.com definition of decoder, Link:http://www-.teghdictionary.com.

The Authoritative Dictionary of IEEE Standards Terms 7 Edition, p. 280.

The HC-5502X14X Telephone Subscriber Line InterfaceCircuits (SLIC) Intersll Application Note AN 549.1, Jan. 1997, Philips.

TP 11.1: Direct–Conversion Radio Transceivers for Digital Communications 1995 IEEE International Solid–State Circuits Conference, Digest of Technical Papers. Feb. 15–17, 1995 pp. 186–187, 363–364, Abidi.

TP 12.5 A 1.4GHZ Differential Low-Noise CMDS Frequency Synthesizer using a Wideband PLL Architecture IEEE International Solid-State Circuits Conference, Digest of Technical Papers. Feb. 2000 pp. 204–205, 458, Lin et al. TP 13.5 A Single-Chip CMOS Direct-Conversion Transceiver for 900MHz Spread-Spectrum Digital Cordless Phones 1999 IEEE International Solid-State Circuits Conference, Digest of Technical Papers. Feb. 1999, Cho et al., pp. 228–229.

TP 9.2: A 900MHz Transceiver Chip Set for Dual–Mode Cellular Radio Mobile Terminals with an Integrated LC Resonator 1993 IEEE International Solid–State Circuits Conference, 1993, Koullias et al., pp. 140–141, 278.

University of Pennsylvania CSE Digital Logic Lab re decorders. Link:http://www.cse.dmu.ac.uk/sexton/WWWPages/cs2.html.

WA 18.7—A Combined 10/125Mbaud Twisted–PairLine Driver withProgrammablePerformance/Power Features 2000 IEEE International Solid–State Circuits Conference, Feb. 7–9, 2000, Shoval et al., pp. 314–315.

WP 23.6 A 2.6GHz/5.2GHz CMOS Voltage—Controlled Oscillator 1999 IEEE International Solid—State Circuits Conference, Feb. 15–17, 1999, Lam et al., pp. 402–403, 484. WP 23.7 A 6.5GHz Monolithic CMOS Voltage—Controlled Oscillator 1999 IEEE International Solid—State Circuits Conference, Feb. 1999, Liu et al., pp. 404–405, 484.

WP 23.8 A 9.8GHz Back–Gate Tuned VCD in 0.35um 1999 IEEE International Solid–State Circuits Conference, 1999, Wang et al., pp. 406–407, 484.

Micro-Electronic Circuits 3rd Ed.; Saunders College Publishing © 1991, Sedra et al., pp. 48–115.

A precision Baseline Offset and Drift Corrector for Low-Frequency Applications, IEEE Transactions on Instrumentation and Measurement, vol. IM–34, No. 3, Sep. 1985, Bartolaccini, pp. 405–412.

Linear Technology, LT1355/LT1356, Dual and Quad 12MHz, 400V/us Op Amps, Linear Technology Corporation, pp. 1–16.

Linear Technology, LT1358/LT1359, Dual and Quad 25MHz, 600V/us Op Amps, Linear Technology Corporation, pp. 1–12.

Linear Technology, LT1361/LT1362, Dual and Quad 50MHz, 800V/us Op Amps, Linear Technology Corporation, pp. 1–12.

Linear Technology, LT1364/LT1365, Dual and Quad 70MHz, 1000V/us Op Amps, Linear Technology Corporation, pp. 1–12.

Linear Technology, LT1813/LT1814, Dual and Quad 3mA, 100MHz, 750V/us Operational Amplifiers, Linear Technology Corporation, pp. 1–16.

Yamaguchi, et al., "400Mbit/s Submarine Optical Repeater Using Integrated Circuits," Fijitsu Laboratories Ltd. and English Language Translation.

Uda, et al., "125Mbit/s Fiber Optic Transmitter/Receiver with Duplex Connector", Fiber Optic Communications Development Div., NEC Corporation, NEC Engineering, Ltd. and Trans.

IEEE Standards 802.3ab–2002, "Part 3: Carrier sense multiple access with collision detection (CSMA/CD) access method and physical layer specifications" pp. 147–249.

Farjad—rad, et al., 4.5 A 0.2—2GHz 12mW Multiplying DLL for Low—Jitter Clock Synthesis in Highly Integrated Data Communication Chip 2002 IEEE International Solid—State Circuits Conference.

Gotoh, et al., All–Digital Multi–Phase Delay Locked Loop for Internal Timing Generation in Embedded and/or High–Speed DRAMS 1997 Symposium on VLSI Circuits, Jun. 12–14, 1997 pp. 107–108.

Johnson, et al., THAM 11.2: A Variable Delay Line Phase Locked Loop for CPU–Coprocessor Synchronization 1988 IEEE International Solid–State Circuits Conference, Feb. 17–19, 1988.

Sonntag, et al., FAM: 11.5: A Monolithic CMOS 10MHz DPLL for Burse–Mode 1990 IEEE International Solid–State Circuits Conference, Feb. 1990 pp. 194–195, 294.

Garlepp, et al., A Portable Digital DLL Architecture for CMOS Interface Circuits 1988 IEEE Symposium on VLSI Circuits, Jun. 11–13, 1998 pp. 214–215.

Lin, et al., A Register–Controller Symmetrical DLL for Double–Data–Rate DRAM IEEE Journal of Solid–State Circuits, vol. 34, Issue 4, Apr. 1999 pp. 565–568.

Garlepp, et al., A Portable Digital DLL for High–Speed CMOS Interface Circuits IEEE Journal of Solid–State Circuits, vol. 34, Issue 5, May 1999 pp. 632–644.

Dehng, et al., Clock–Deskaw Buffer Using a SAR–Controlled Delay–Locked Loop IEEE Journal of Solid–State Circuits, vol. 35, Issue 8, Aug. 2000 pp. 1128–1136.

Kim, et al., A Low–Power Small–Area 7.28–ps–Jitter 1–GHz DLL–Based Clock Generator IEEE Journal of Solid– State Circuits, vol. 37, Issue 11, Nov. 2002 pp. 1414–1420.


Dehng, et al., A Fast–Lock Mixed–Mode DLL Using a 2–b SAR Algorithm IEEE Journal of Solid–State Circuits, vol. 36, Issue 10, Oct. 2001 pp. 1464–1471.


Dunning, Jim, "An All–Digital Phase–Locked Loop with 50–Cycle Lock Time Suitable for High–Performance Microprocessors," IEEE Journal of Solid–State Circuits, vol. 30, No. 4, Apr. 1995.


"Gigabit Ethernet 1000Base—T," Gigabit Ethernet Alliance, Copyright 1997.*


Sedra et al. "Operational Amplifiers," Chapter 2 Section §2.4 In Microelectronic Circuits. Third Edition, 1991, pp. 61–63.*


* cited by examiner















































FIG. 22








Oct. 19, 2010

F/G. 24



F/G. 25




FIG. 26






FIG. 28





CLASS B DRIVER

Matter enclosed in heavy brackets [] appears in the original patent but forms no part of this reissue specification; matter printed in italics indicates the additions 5 made by reissue.

CROSS-REFERENCE TO RELATED APPLICATIONS

This application is a continuation-in-part of U.S. Non- 10 Provisional patent application Ser. No. 09/920,241 entitled "Apparatus And Method For Converting Single-Ended Signals To A Differential Signal, And A Transceiver Employing Same," filed Aug. 1, 2001 now U.S. Pat. No. 7,433,665; and U.S. Non-Provisional patent application Ser. No. 09/737,474 ₁₅ entitled "Direct Drive Programmable Class A and B High Speed Power Digital-To-Analog Converter," filed Dec. 18, 2000 now U.S. Pat. No. 6,462,688, the disclosures thereof incorporated by reference herein in their entirety. This application is also a continuation-in-part of U.S. Non-Provisional 20 Patent Application Ser. No. 09/737,743, filed Dec. 18, 2000 now U.S. Pat. No. 7,194,037, which claims priority under 35 U.S.C. 119(e) to U.S. Provisional Application Ser. No. 60/206,409, filed May 23, 2000, and to U.S. Provisional Application Ser. No. 60/211,571, filed Jun. 15, 2000. This 25 application is also a continuation-in-part of U.S. patent application Ser. No. 09/629,092, filed Jul. 31, 2000 now U.S. Pat. No. 6,775,529.

BACKGROUND

The present invention relates generally to data communication. More particularly, the present invention relates to a Class B line driver for communication channels such as those present in an Ethernet network.

Digital-to-analog conversion involves the process of converting digital codes into a continuous range of analog signal levels (voltage or current), for example, as discussed in Chapter 31, "D/A and A/D Converters" of The Electrical Engineering Handbook, ed. Richard C. Dorf, CRC Press 1993, the contents of which are hereby incorporated by reference. A digital-to-analog converter (hereinafter a DAC) is generally an electronic circuit that receives an n-bit codeword from an interface and generates an analog voltage or current that is proportional to the codeword.

One example of a DAC is discussed in U.S. Pat. No. 5,663,728, entitled A Digital-To-Analog Converter (DAC) and Method that set Waveform Rise and Fall Times to Produce an Analog Waveform that Approximates a Piecewise Linear Waveform to Reduce Spectral Distortion, issued on Sep. 2, 1997, the contents of which are hereby incorporated by reference. The DAC of the U.S. Pat. No. 5,663,728 patent employs a waveform shaping circuit to control the rise and fall times of each component waveform so that the analog waveform rising and falling edges settle to within a desired error bound of a linear output ramp.

U.S. Pat. No. 5,936,450, entitled A Waveshaping Circuit Using Digitally Controlled Weighted Current Summing, issued on Aug. 10, 1999, the contents of which are hereby incorporated by reference, discloses a waveshaping circuit. The waveshaping circuit of the U.S. Pat. No. 5,936,450 60 patent includes a controller and a current summing circuit controlled by the controller. The current summing circuitry selectively sinks combinations of component currents in response to a sequence of control signal sets to generate an output current signal having a desired waveform.

Many DACs attempt to generate desired signal waveform in response to a digital signal. For the purposes of this 2

discussion, a signal output may include the output of a DAC and/or the output of one or more signal components within a DAC. For example, a signal component may correspond to an individual bit of a codeword. One conventional method generates a signal output with a slew rate controlled current source, as shown in FIG. 1. The voltage V measured across a resistor R is shown in FIG. 2. The waveform V includes sharp transition areas (e.g., corners) 1, 2 and 3, which may introduce electromagnetic interference. Such interference may inhibit accurate signal processing.

Another circuit which generates an output signal employs a current mirror 10 having an RC filter, as illustrated in FIG. 3. A current source I drives the current mirror 10. Current mirror 10 includes a first transistor 11 and a second transistor 12. Transistors 11 and 12 are preferably CMOS transistors. The first transistor 11 includes gate-to-drain feedback, and is coupled to transistors 12 through the RC filler. The RC filter limits rise and fall times of the input signal I. However, the R and C components are typically process and/or temperature dependent. Such dependence causes variation in the output waveform as shown in FIG. 4. The dashed lines in FIG. 4 represent arbitrary output responses due to temperature and/or process variation. A stable output signal is difficult to obtain with such a circuit.

Many older communications technologies employ bi-level signals, where each signal can have one of only two levels. However, newer communications technologies employ signals having many levels. One such technology, Gigabit Ethernet, employs signals having 17 levels. FIG. 5 depicts a D/A circuit capable of producing such multi-level signals. The D/A circuit of FIG. 5 employs a DAC 32, a low pass filter 34, an operational amplifier 36, a transistor 38, and a resistor **39**. Each level of a multilevel input signal is provided to DAC 32 for conversion to an analog signal. The LPF34 then determines the rise time of the output of the DAC 32, and the output is passed to operational amplifier 36. This construction presents two problems. First, the R and C values of LPF **34** will vary with temperature and process variations, and the output signal will have a poor waveshape where the rise times are not constant. Second, since all input current is passed through the same DAC, and since bandwidth is a function of current level, each level of the multilevel signal will present a different rise time. This second problem is illustrated in FIG. 24.

FIG. 24 shows a waveform produced by the D/A circuit of FIG. 5 where DAC 32 has four levels. Because the bandwidth of the circuit is a function of the signal level provided to the non-inverting input of operational amplifier 36, the slew rate differs for each signal level. Referring to FIG. 24 for example, the bandwidth for the transition from the 0 signal level to the 1 signal level is low, resulting in a low slew rate and a long rise time t₁. In contrast, the bandwidth for the transition from the 2 signal level to the 3 signal level is high, resulting in a high slew rate and a short rise time t₂.

These signal processing problems are not adequately addressed in the art. Accordingly, there is a need for a current source to control an output signal which is independent of temperature and process considerations. There is also a need for a DAC to generate a signal having selectable transition areas (corners). There is a further need of a circuit to generate desirable waveshapes.

SUMMARY

In general, in one aspect, the invention features a communication circuit, Ethernet controller card, and method. It comprises a digital-to-analog converter to receive a digital

control signal, and to provide an analog control signal, the digital-to-analog converter comprising N current sources configured in a parallel arrangement, wherein N is at least two, and wherein each of the N current sources includes a respective control input, M delay elements, an mth one of the M delay elements including an input in communication with an m-1th one of the M delay elements, wherein M is equal to N-1, wherein an output of the mth one of the M delay elements is arranged in communication with the control input of an m+1th one of the N current sources, wherein an input of a first one of the M delay elements receives the digital control signal, and wherein the analog control signal comprises the sum of the outputs of the N current sources; and a voltage-to-current converter to provide a transmit signal based on the analog control signal.

Particular implementations can include one or more of the following features. The M delay elements comprise at least one delay lock loop. The transmit signal is a Class B signal. Implementations can comprise a low-pass filter to receive the analog control signal, and to provide a filtered analog 20 control signal to the voltage-to-current converter. The lowpass filter can comprise a single-pole filter. The voltage-tocurrent converter provides a replica of the transmit signal. Implementations can comprise a first sub-circuit having a composite input to receive a differential composite signal 25 comprising the transmit signal, a replica input to receive a differential replica signal comprising the replica of the transmit signal, and a difference output to provide a differential difference signal representing a difference between the differential composite signal and the differential replica signal; 30 a second sub-circuit which produces first and second singleended replica signals which together substantially comprise the differential replica signal; and a third sub-circuit, which is coupled to the first and second sub-circuits, and which produces the differential replica signal from the first and 35 second single-ended replica signals. The voltage-to-current converter comprises a voltage buffer. The communication circuit operates at up to gigabit speeds.

In general, in one aspect, the invention features a communication circuit, Ethernet controller card, and method. It comprises K digital-to-analog converters each receiving a corresponding digital control signal and each providing a corresponding analog control signal, wherein K is at least two; K voltage-to-current converters each providing a corresponding bi-level transmit signal component in accordance 45 with a respective one of the corresponding analog control signals; and wherein the corresponding bi-level transmit signal components of each of the K voltage-to-current converters are combined to produce a J-level transmit signal, wherein J=K+1.

Particular implementations can include one or more of the following features. The J-level transmit signal is a Class B signal. Each of the K digital-to-analog converters comprises N current sources configured in a parallel arrangement, wherein N is at least two, and wherein each of the N current 55 sources includes a respective control input; M delay elements, an mth one of the M delay elements including an input in communication with an m-1th one of the M delay elements, wherein M is equal to N-1, wherein an output of the mth one of the M delay elements is arranged in communication with the control input of an m+1th one of the N current sources, wherein an input of a first one of the M delay elements receives the corresponding digital control signal. The M delay elements comprise at least one delay lock loop. The K voltage-to-current converters provide a 65 replica of the J-level transmit signal. The replica of the transmit signal comprises first and second single-ended replica

4

signals, further comprising a first sub-circuit which produces a differential replica signal from the first and second single-ended replica signals; and a second sub-circuit coupled to the first sub-circuit and the voltage-to current converters and having a composite input to receive a differential composite signal comprising the transmit signal, a replica input to receive the differential replica signal, and a difference output to provide a differential difference signal representing a difference between the differential composite signal and the differential replica signal. Each of the K voltage-to-current converters comprises a voltage buffer. The communication circuit operates at up to gigabit speeds.

In general, in one aspect, the invention features a communication circuit, Ethernet controller card, and method. It 15 comprises K digital-to-analog converters each receiving a corresponding digital control signal and each providing a corresponding transmit signal component, wherein K is at least two, and wherein at least one each of the K digital-toanalog converters comprises N current sources configured in a parallel arrangement, wherein N is at least two, and wherein each of the N current sources includes a respective control input, M delay elements, an mth one of the M delay elements including an input in communication with an m-1th one of the M delay elements, wherein M is equal to N-1, wherein an output of the mth one of the M delay elements is arranged in communication with the control input of an m+1th one of the N current sources, wherein an input of a first one of the M delay elements receives the corresponding digital control signal, and wherein the corresponding transmit signal component comprises the sum of the outputs of the N current sources; and wherein the corresponding transmit signal components of each of the K digital-toanalog converters are combined to produce a J-level transmit signal, wherein J=K+1.

Particular implementations can include one or more of the following features. The M delay elements comprise at least one delay lock loop. The J-level transmit signal is a Class B signal. Implementations can comprise L digital-to-analog converters each receiving the corresponding digital control signal and each providing a corresponding replica transmit signal component, wherein L=K; and wherein the corresponding further replica transmit signal components of each of the L digital-to-analog converters are combined to produce a J-level replica transmit signal. The communication circuit operates at up to gigabit speeds. The details of one or more implementations are set forth in the accompanying drawings and the description below. Other features will be apparent from the description and drawings, and from the claims.

DESCRIPTION OF DRAWINGS

- FIG. 1 is a diagram of a conventional circuit, which includes a slew rate controlled current source.
- FIG. 2 is a graphical depiction of a waveshape corresponding to an output of the FIG. 1 circuit.
- FIG. 3 is a view of a conventional circuit including a current mirror having an RC filter.
- FIG. 4 is a graphical depiction of a waveshape corresponding to an output of the FIG. 3 circuit.
 - FIG. 5 is a schematic block diagram of a D/A circuit.
- FIG. 6 is a graphical depiction of a waveshape having smooth transition areas.
- FIG. 7 is a circuit diagram of a current source according to the present invention.
- FIG. 8 is a graphical depiction of current components of the current source illustrated in FIG. 6.

- FIG. 9 is a graphical depiction of a resultant output waveshape from the current source illustrated in FIGS. 6 and 7.
- FIG. 10 is a graphical depiction of a waveform template, and a waveshape that fits within the template.
- FIG. 11 is a circuit diagram of a current source according to the present invention.
- FIGS. 12a–12c are graphical depictions of waveshapes generated by the current source of FIG. 10.
- FIG. 13 is a circuit diagram of a current source according $_{10}$ to the present invention.
- FIG. 14 is a circuit diagram of a current source having variable delay elements according to the present invention.
- FIG. **15**a is a graphical depiction of a waveform generated with uniform delay elements.
- FIG. 15b is a graphical depiction of a waveform generated with non-uniform delay elements.
- FIG. 16 is a circuit diagram of a current source including a plurality of differential transistor pairs according to the present invention.
- FIG. 17 is a circuit diagram of an alternative embodiment according to the present invention.
- FIG. 18 is a high-level schematic diagram illustrating a communication channel in connection with which the 25 method and apparatus of the present invention may be used;
- FIG. 19 is a detailed schematic diagram illustrating one embodiment of a transceiver according to the principles of the present invention; and
- FIG. 20 is a detailed schematic diagram illustrating a second embodiment of a transceiver according to the principles of the present invention.
- FIG. 21 is a detailed schematic diagram illustrating a third embodiment of a transceiver according to the principles of the present invention.
- FIG. 22 shows detail of a DAC according to some implementations.
- FIG. 23 is a detailed schematic diagram illustrating a fourth embodiment of a transceiver according to the prin- 40 ciples of the present invention.
- FIG. 24 shows a waveform produced by the D/A circuit of FIG. 5.
- FIG. 25 shows a waveform produced by the circuit of FIG. 21.
- FIG. 26 shows detail of a converter according to one implementation.
- FIG. 27 is a detailed schematic diagram illustrating a fifth embodiment of a transceiver according to the principles of the present invention.
- FIG. 28 shows detail of converter according to one implementation.
- FIG. **29** shows detail of a DAC according to some implementations.

DETAILED DESCRIPTION

The present invention will be described with respect to circuits and methods for shaping waveforms, and in particular, to a digital-to-analog converter (DAC) employing 60 such a waveshaping circuit. However, as will be appreciated by those skilled in the art, the present invention is not limited to applications involving DACs, but also may be applied to other applications, such as signal processing, systems to control signal rise/fall time, signal storage, communications, 65 etc. Moreover, while the present invention is particularly suited to applications in the read channel of a hard disk

6

drive, many other applications will suggest themselves to persons of skill in the electrical engineering arts. Furthermore, the present invention is particularly suitable for use with the structure described in U.S. patent application Ser. No. 09/737,743;

entitled "Active Replica Transformer Hybrid", filed concurrently herewith, the contents of which are incorporated herein by reference.

FIG. 6 illustrates a desired signal output 20. The output waveform 20 includes smooth transition areas, which reduce noise such as electromagnetic interference. A preferred rise time (" T_r ") for a DAC is 3–5 nanoseconds (ns).

The present invention generates a signal to approximate the desired signal output 20 with a current source 30. As shown in FIG. 7, current source 30 includes a plurality of current sources. For example, current source 30 may include current sources I₁, I₂, I₃ and I₄. Current sources I₁, I₂, I₃ and I_{Δ} each preferably generate a respective current I_{n} , where n is 1, 2, 3 or so forth. The signals I_n are preferably equal in magnitude and form, and may include a signal delay. In the FIG. 7 example, current sources I_n each generate a linear ramp. For example, consider a signal I1, which includes a linearly rising edge starting at time t0. Current I2 mirrors current I1, except that 12 includes a linearly rising edge starting at time $t0+\Delta t$. The variable Δt represents an amount of delay time. Current I3 mirrors currents I1 and I2, except that current I3 includes a linearly rising edge starting at time $t0+2\Delta t$. Similarly, current I4 mirrors currents I1, I2, and I3, except that its linearly rising edge starts at time $t0+3\Delta t$. The relative waveform components for currents I₁, I₂, I₃ and I₄ are shown in FIG. 8.

Currents I₁, I₂, I₃ and I₄ are summed (or mixed) to produce a resultant waveform I0 as shown in FIG. 9. Waveform I0 approximates the desired output signal shown in FIG. 6. Like the desired output signal of FIG. 6, waveform I0 has many desirable properties. For example, I0 has selectable transition areas (corners). The transition areas can be smooth, or sharp, by selectively adjusting the length of Δt. Also, waveform I0 accommodates arbitrary rise/fall times.

The waveform I0 can also be adjusted by varying Δt to fit within specified requirements. For example, with reference to FIG. 10, waveform I0 can be adjusted to fit within a template 40, for example, as provided by the IEEE standard waveform shape. In this example, I0 has been optimized to produce low electromagnetic interference and to fit within the IEEE template 40.

The delay variable Δt is preferably controlled using a delay-locked loop or is controlled by reference to an external clock. As such, Δt can be precisely regulated. A waveform which is independent of temperature and/or process considerations can then be generated.

The generation of a linear ramp is explained with reference to FIGS. 11–13. A signal is produced from current source 50, which includes a plurality of current sources I1 through In. Each of the plurality of current sources generates a replica signal I. In this example, input signal I is preferably a square waveform. The signal I is delayed by Δt from each subsequent current source, after the initial current source I1. For example, I2 is delayed by Δt, and In is delayed by nΔt. The currents are summed (or mixed) in a known manner to produce an output which approximates a linear ramp.

With reference to FIG. 12a, the signal components of the individual current sources are relatively illustrated. FIG. 12b illustrates the resultant waveshape I0, which includes a stair-step pattern. A linear ramp, as shown in FIG. 12c, is approximated as the length of the delay variable Δt is decreased.

A circuit diagram of the current source 50 is shown in FIG. 13. Current source 50 includes a plurality of transistor

pairs 52-56, where pair 56 represents the nth transistor pair. With reference to FIG. 13, a current source 51 drives transistor pair 52. Transistor pair 52 includes a transistor 52a communicating with a transistor **52**b. Transistor **52**a is preferably configured with gate-to-drain feedback. The gate of transis- 5 tor 52b is biased so as to operate in an "on" state. The gate/ drain of transistor 52a communicates with the gates of transistors 53a, 54a, 55a and 56a. The drains of transistors 53a-56a each communicates with an output to. The gates of transistors 53b–56b each communicates with an input wave- 10 form fin (e.g., a square signal), some through delay elements. For example, the gate of transistor 54b communicates with waveform tin through delay element d1. The gate of transistor 55b communicates with waveform tin through delay element d2 and delay element d1. Similarly, the gate of 15 transistor 56b communicates with waveform Iin through each of the delay elements d1 through dn. In the preferred embodiment, each of delay elements d1—dn delays the signal by Δ . Delay elements can be realized via known delay locked loops.

The operational aspects of FIG. 13 are now even further explained. Initially, waveform Iin is communicated to the gate of transistor 53b, which turns on the transistor pair 53. A signal I1, which is proportional to the waveform Iin, is output at Io. Waveform Iin is also communicated to delay 25 element d1, which delays the waveform by Δ seconds. After Δ seconds, delay element d1 communicates the delayed waveform to the gate of **54**b, which turns on the transistor pair 54. A signal 12, which is proportional to Iin, is output at Io. The resultant waveform Io includes the sum (or mixture) 30 of signals I1 and I2. The input waveform Iin is respectively delayed before communicating with the gates of transistors 55b and 56b. Transistor pairs 55 and 56 are activated (e.g., turned on) and respectively supply current I3 and In, which are added to the resultant waveform I. The current source **50**, 35 as shown in FIG. 11, is therefore realized.

There are many advantages of the configurations shown in FIGS. 11 and 13. For example, individual current sources (e.g., In) can be turned on/off on demand, particularly since Vgs is large and constant. Also, the current source 50 will 40 generally consume less power than the current mirror shown in FIG. 3, particularly since a current mirror typically employs a DC bias. An additional advantage is that with a small lin, the VGS voltage is also small (e.g., close to the threshold voltage VT). In such a case, VGS-VT-VDS equals 45 a small number of current sources with negative VDS.

A further current source 60 is shown in FIG. 14. The current source 60 is configured in the same manner as the current source 50 shown in FIG. 13, except that the delay elements may include variable delays. The same components with respect to FIG. 13 are labeled with their same reference numerals in FIG. 14. In the FIG. 14 embodiment, delay elements Δ are non-uniform throughout the circuit. For example, Δ may involve a longer delay than $\Delta n-1$, and so forth. Non-uniform delays may be employed to generate a 55 smooth waveform. Multiple delay-locked-loops are preferably used to achieve different delay times.

To illustrate, an output waveform processed with uniform delay elements is shown in FIG. **15**a. Here a stair step waveform is produced, which may approximate a linear ramp, 60 particularly as the variable Δ is decreased in length (e.g., time). In contrast, the amount of delay is varied with respect to individual delay elements as shown in FIG. **15**b. The approximated waveshape of FIG. **15**b is smooth (e.g., includes smooth transition areas) in comparison to the 65 approximated linear waveshape of FIG. **15**b. Eight steps (or corresponding current sources) are employed in a preferred

8

embodiment for a Gigabit channel. Of course, the number of levels may be varied according to need or design without deviating from the scope of the present invention.

A further embodiment of a current source is illustrated in FIG. 16. The illustrated current source 70 includes a plurality of differential transistor pairs 72-74, where 74 represents the nth differential transistor pair. A bias current I_B is supplied to the gale of transistors 72c, 73c and 74c. An input waveform Iin is communicated to the gates of 72a, 72b, 73a, 73b, 74a and 74b. In the case of transistor pair 73 and 74, the input waveform Iin is delayed through delay elements d1 and d1+dn, respectively. Buffers B1-BN are optionally included in the circuit 70 to buffer the input signal Iin. A differential output (Io+, Io-) is accordingly produced.

The advantages of the FIG. **16** current source include constant power dissipation. Also, the circuit provides matching capabilities, for example, for use in an Ethernet channel.

One drawback of the differential amplifier in FIG. 16 is that the differential amplifier is a Class A circuit which consumes unnecessary power even when no output is being transmitted. Moreover, a significant number of transistors is required to provide an adequately smoothed output current, thus requiring a large chip area. FIG. 17 depicts a schematic diagram of another embodiment according to the present invention which operates in Class B wherein one DAC is provided for each level of the multilevel input signal. DACs 42, 44, . . . 46 may be provided with corresponding LPFs 43, 45, 4m. Preferably, a circuit according to FIG. 13 supplies each DAC with a control current to provide a stair step output which defines the rise time. In such an embodiment, since each DAC receives control current, and not input current, the transistors which supply each DAC may be smaller than those used in the FIG. 13 embodiment. Additionally, since the control signal determines the rise time of the output of each DAC, the LPFs merely produce a smoother output.

In FIG. 17, multilevel input signal D0, D1, . . . Dn is provided to the parallel DACs 42, 44, . . . 46. The number of DACs may be varied depending on the application. This embodiment solves two problems. First, by providing the FIG. 17 circuit with a staircase waveform, for example, from FIG. 14, an LPF merely smoothes the staircase waveform rather than defines rise time. Second, since the DACs are disposed in parallel, there will be no variations in rise time because each DAC has substantially the same current passing therethrough; that is there will be no bandwidth variation with resultant differences in rise time. The DACs may also be controlled by any appropriate circuitry, such as a decoder disposed prior to the DACs which would, in effect, select which DACs are activated by proper application of the input signals. In an alternative arrangement, a resistor ladder may supply the multilevel signal to the DACs of FIG. 17 rather than the transistors depicted in FIG. 13.

In communication transceivers, and particularly in Ethernet transceivers which are capable of transmitting and receiving data at 1000 megabits bits per second, communication is possible in a full-duplex mode. In other words, transmitting and receiving of data can occur simultaneously on a single communication channel. Implementation of such a full-duplex communication channel results in a composite signal (V_{TX}) being present across the output terminals of the transceiver, the composite signal V_{TX} having a differential transmission signal component and a differential receive signal component. In such a communication channel, the received signal (V_{RCV}) is derived by simply subtracting the transmitted signal (V_T) from the composite signal V_{TX} that is present at the transceiver output terminals. Hence, $V_{RCV} = V_{TX} - V_T$.

This subtraction can be accomplished by generating a signal (referred to as a replica signal) which substantially replicates the transmitted signal, and canceling or subtracting the generated replica signal from the composite signal V_{TX} at the output terminals of the transceiver. However, the replica signal is generated as two single-ended voltages, such as V_{TXR+} and V_{TXR-} , whereas the composite signal present at the output terminals of the transceiver is a differential signal. Consequently, in order to cancel the replica signal from the composite signal to thereby obtain the received signal, the 10 two single-ended voltage signals must first be converted to a differential signal that can then be subtracted from the composite signal. This conversion, however, requires additional circuitry which adds to the cost and complexity of the transceiver.

While the present invention will be described with respect to an Ethernet controller for use in general purpose computers, printers, routers, etc. it is to be understood that the present invention may find applicability in other fields such as Internet communications, telecommunications, or 20 any processor-to-processor applications using full-duplex communication.

Communication in an Ethernet computer network is illustrated in FIG. 18. As shown, an Ethernet communication channel 140 comprises a first Ethernet transceiver 142, a 25 90. second Ethernet transceiver 144, and a two-wire interconnection 146 between the first Ethernet transceiver 142 and the second Ethernet transceiver 144. For example, the two-wire interconnection 146 may comprise a single twisted-pair of a Category 5 cable in accordance with IEEE gigabit transmission standard No. 802.3ab. As the Ethernet transceivers 142 and 144 may be substantially identical, only one of them out open.

The Ethernet transceiver 142 has a controlled current source 148, which is used to inject into the Ethernet trans- 35 ceiver 142 a control current I_{TX} , which corresponds to a signal to be transmitted from the Ethernet transceiver **142** to the Ethernet transceiver **144**. Ethernet transceiver **142** also has a termination resistance 150 and a first coil 152 of a center-tap transformer **154**. The center-tap transformer **154** 40 also has a second coil 15b coupled to the two-wire interconnection **146** to provide signals transmitted by the first Ethernet transceiver 142 to the second Ethernet transceiver 144. The center-tap transformer **154** serves to couple AC voltage signals between the Ethernet transceivers 142 and 144 while 45 effectively decoupling the Ethernet transceiver **142** from the Ethernet transceiver **144** with respect to DC voltage signals. A pair of terminals 158, 160 is provided to measure a voltage V_{TX} present across the resistor 150 as a result of both signals transmitted by the Ethernet transceiver 142 and signals 50 received by the Ethernet transceiver 142 from the Ethernet transceiver **144** via the two-wire interconnection **146**. The voltage V_{TX} thus comprises a composite differential signal that includes a differential transmission signal component and a differential receive signal component.

As described in more detail below, the differential receive signal component of the composite differential signal V_{TX} is determined in accordance with the present invention by subtracting a replica of the differential transmission signal component from the composite differential signal V_{TX} . In the 60 illustrated embodiment, the Ethernet transceiver 142 includes the termination resistance 150, the center-tap transformer 154, and an integrated circuit 162 containing communications circuitry for implementing the functionality of the Ethernet transceiver 142.

An exemplary embodiment of such Ethernet transceiver communications circuitry is illustrated in the schematic of

10

FIG. 19. As shown in FIG. 19, an integrated circuit 170 has a pair of output terminals 172, 174, which are coupled to terminals 76, 78, respectively, of the winding 152 of the centertap transformer 154. Current in the winding 152 of the center-tap transformer 154 induces a proportional current in the secondary winding (not shown in FIG. 19) of the centertap transformer 154, and that proportional current is communicated over the two-wire interconnection 146 (FIG. 18) to another Ethernet transceiver coupled thereto. Also coupled between the output terminals 172, 174 is a termination resistance 80, which, in the illustrated embodiment of FIG. 19, comprises a pair of termination resistors 82, 84. Preferably, the termination resistors 82, 84 have resistance values to substantially match the 100 ohm characteristic impedance of 15 Category **5** cable in accordance with established standards for Ethernet connections.

The integrated circuit 170 also includes a transmission signal replicator 86 or other suitable circuitry for generating first and second single-ended replica transmission signals V_{TXR+} and V_{TXR-} , which together substantially comprise a replica of the differential transmission component of the composite differential signal V_{TX} . In the illustrated embodiment, the transmission signal replicator 86 comprises a pair of metal-oxide semiconductor (MOS) transistors 88, 90.

The transistor **88** is coupled between the output terminal **172** and one end of a resistor **92**, the other end of the resistor **92** being coupled to ground. Similarly, the transistor **90** is coupled between the output terminal **174** and one end of a resistor **94**, the other end of which is coupled to ground. The gate of each transistor **88**, **90** is coupled to and driven by the output of a respective operational amplifier **96**, **98**. The operational amplifier **96** has a non-inverting input **100** and an inverting input **102**. The inverting input **102** of the operational amplifier **96** receives a feedback signal from the junction of the source of the transistor **88** and the resistor **92**. Likewise, the operational amplifier **98** has a non-inverting input **104** and an inverting input **106**, which receives a feedback signal from the junction of the source of the transistor **90** and the resistor **94**.

A differential control voltage signal is applied between the non-inverting input 100 of the operational amplifier 96 and the non-inverting input 104 of the operational amplifier 98. This differential control voltage signal, when subjected to the voltage-to-current conversion brought about by the transmission signal replicator 86, provides the differential transmit signal component at the output terminals 172, 174. The feedback signal to the inverting input 102 of the operational amplifier 96 comprises a first single-ended replica transmit signal V_{TXR+} , and the feedback signal to the inverting input 106 of the operational amplifier 98 comprises a second replica transmit signal V_{TXR-} .

The single-ended replica transmit signals V_{TXR+} and V_{TXR-} are converted to a differential replica transmit signal by a converter circuit 107, which comprises respective differential operational amplifiers 108, 110, each provided with suitable input and feedback resistors, as shown in FIG. 19. The outputs of the differential operational amplifiers 108 and 10 are coupled to a differential active summer 112, which, in the embodiment of FIG. 19, comprises a differential operational amplifier 114 with feedback resistors 116, 118.

Because the differential operational amplifiers 108 and 10 introduce a delay into the replica transmissions signals V_{TXR+} and V_{TXR-} , the composite differential signal V_{TX} is coupled to the differential active summer 112 through a further differential operational amplifier 120 arranged in a

unity-gain configuration, with input resistors 122, 124, output resistors 126, 128, and feedback resistors 130, 132. This unity-gain operational amplifier simply provides a delay in the composite differential signal V_{TX} which preferably substantially matches the delay introduced in the replica trans- 5 mission signals V_{TXR+} and V_{TXR-} by the operational amplifiers 108 and 110. As will be readily appreciated by those of ordinary skill in the art, the various input; output, and feedback resistance values associated with the operational amplifiers 108, 110, and 120 may be selected to ensure that these 10 delays are substantially equal to one another.

An alternative embodiment of a communications circuit in accordance with the present invention is shown in the schematic diagram of FIG. 20. Because the transmission sigthe embodiment of FIG. 20 are identical to those in the embodiment of FIG. 19, the details of those sub-circuits are omitted from the description of the embodiment of FIG. 20. The embodiment of FIG. 20, however, differs from the embodiment of FIG. 19 in the structure of the sub-circuit 20 provided for converting the single-ended replica transmission signals V_{TXR+} and V_{TXR-} into a differential replica transmission signal V_{TXR} .

More particularly, as shown in FIG. 20, a converter circuit **240** is coupled to the transmission signal replicator **86** and to 25 the differential active summer 112 to produce the differential replica transmission signal V_{TXR} from the single-ended replica transmission signals V_{TXR+} and V_{TXR-} . Converter circuit 240 includes an operational amplifier 242, input resistors **244**, feedback resistors **248**, and output resistors **246**. Just as in the embodiment of FIG. 19, the embodiment of FIG. 20 includes a unity-gain differential operational amplifier 150, which provides a delay in the differential composite signal V_{TX} to substantially match the delay introduced in the differcuit 240. As will be appreciated by those of ordinary skill in the art, the differential operational amplifier 150 is preferably provided with input, output, and feedback resistors having resistance values which give the differential operational amplifier 150 a unity-gain value. Accordingly, the differen- 40 tial active summer 112 receives as input the delayed differential composite signal V_{TX} and the delayed differential replica transmission signal V_{TXR} and subtracts the latter signal from the former to produce at an output of the differential active summer 112 a differential receive signal which com- 45 prises the composite differential signal minus the differential replica transmission signal and thus corresponds to the signal received by the transceiver 170.

The simplification of the converter circuit **240** in the embodiment of FIG. 20, compared to the converter circuit 50 107 in the embodiment of FIG. 19, is made possible by the fact that the single-ended replica transmission signals V_{TXR+} and V_{TXR} produced by the transmission signal replicator 86 in the illustrated embodiment are characterized by the feature that when V_{TXR+} is asserted then V_{TXR-} is zero (or 55 disturbance to the transmit signal component. ground), and when $V_{TRX_{-}}$ is asserted then $V_{TXR_{+}}$ is zero (or ground). It is because the single-ended replica transmission signals V_{TXR+} and V_{TXR-} have this characteristic that the two differential operational amplifiers 108 and 10 of the converter circuit 107 in the embodiment of FIG. 19 can be 60 replaced by the single differential operational amplifier 142 in the converter circuit **240** of the embodiment of FIG. **20**.

This reduction in components in the converter circuit **240** provides not only substantial simplification of the integrated circuit 170 as a whole, but it also reduces the well- 65 recognized manufacturing problem of component mismatch, such as between the two differential operational amplifiers

108 and 10 of the embodiment of FIG. 19, for example, and improves common-mode rejection, which, in turn, results in overall improved performance of the transceiver 142.

Another exemplary embodiment of Ethernet transceiver communications circuitry is illustrated in the schematic of FIG. 21. Referring to FIG. 21, integrated circuit 170 comprises m differential pairs of voltage-to-current converters (VCC) 113. In the preferred embodiment, each VCC 113 comprises a voltage buffer comprising an operational amplifier 36, a transistor 38, and a resistor 39. The inverting input of each operational amplifier 36 receives a feedback signal from a node 109 at the junction of the source of a transistor 38 and a resistor 39. The non-inverting input of each operational amplifier 36 receives a control signal generated by a nal replicator 86 and the differential active summer 112 in 15 control circuit (CC) 111 comprising a DAC 42 and an optional low-pass filter (LPF) 43 in response to a bit of a digital control signal D. An important feature is that DAC 42 determines the slew rate. In the preferred embodiment, PF 43 can be implemented as a single-pole filter. Each VCC 113 generates a bi-level transmit signal component in response to the analog control signal. In a preferred embodiment for use with Gigabit Ethernet, integrated circuit 170 includes 8 differential pairs of VCCs, and so is capable of producing a 17-level signal.

The transmit signal components generated by VCCs 113aa through 113 am are combined to provide a multi-level signal that forms a first polarity of differential transmit signal V_T , which appears at terminals 172, 174 as a component of composite signal V_{TX} . The transmit signal components generated by VCCs 113ba through 113bm are combined to provide a multi-level signal that forms a second polarity of signal V_T . Composite signal V_{TX} is fed to a differential active summer 115, which can be implemented in a manner similar to summer 112 of FIG. 19. Summer 115 also receives repliential replica transmission signal V_{TXR} by the converter cir- 35 cas of the transmit signal components produced by each VCC 113.

> One feature of the arrangement of FIG. 21 is that the transmit signal is free of the distortion shown in FIG. 24. FIG. 25 shows a waveform produced by the circuit of FIG. 21. Because each level of the transmit signal is generated independently by similar circuits, the slew rates are the same for each signal level. Consequently, as shown in FIG. 25, the rise time t for each signal level is the same.

> Another feature of the arrangement of FIG. 21 is the provision of an accurate replica of the transmit signal components produced by the VCCs. In particular, referring to FIG. 21, the current that generates a replica of a transmit signal component at a node 109 is the very same current that generates the transmit signal component. Hence, the replica signal produced by a VCC 113 is unaffected by process and temperature variations, and so is a very accurate replica of the transmit signal component generated by that VCC 113. Further, because node 109 is a low-impedance node, the replica signal can be tapped at node 109 with very little

> For example VCC 113am is paired with VCC 113bm. Each VCC 113 in a differential pair provides a replica signal component to a converter 107, which can be implemented as shown in FIG. 19. For example, VCC 113am and VCC 113bm provide replica signal components to converter 107m. Each converter produces a differential replica signal component based on the single-ended signals received from the VCCs 113, and provides the differential replica signal components to summer 115. Summer 115 obtains the received signal V_{RCV} by subtracting the differential replica signal components from the composite signal V_{TX} that is present at the transceiver output terminals.

FIG. 26 shows detail of a converter 107a according to one implementation. The outputs of VCCs 113aa and 113ba are coupled through resistors 308 and 310 to a differential operational amplifier 302 having feedback resistors 304 and 306. The outputs of differential operational amplifier 302 are supplied to summer 115. The remaining converters 107 are similarly implemented and connected to summer 115.

Another exemplary embodiment of Ethernet transceiver communications circuitry is illustrated in the schematic of FIG. 27. The integrated circuit 170 of FIG. 27 differs from 10 that of FIG. 21 in that a single converter 307 replaces the multiple converters 107a through 107m of FIG. 21.

FIG. 28 shows detail of converter 307 according to one implementation. The outputs of VCCs 113aa through 113am are coupled through resistors 408a through 408m to one 15 input of a differential operational amplifier 402 having feedback resistors 404 and 406. The outputs of VCCs 113ba through 113bm are coupled through resistors 410a through 410m to the other input of differential operational amplifier 402. The outputs of differential operational amplifier 402 are 20 supplied to summer 115.

FIG. 22 shows detail of a DAC 42 according to some implementations. Referring to FIG. 22, DAC 42 operates as described above for the current source **50** of FIG. **12**. DAC 42 receives a bit D from decoder 166, and provides a control 25 current Io to LPF 43. Current Io is a staircase waveform such as those discussed above with reference to FIGS. 15a and **15**b. Because this control signal determines the rise time of the output of each DAC, the LPFs 43 produce a smoother output. This embodiment solves two problems. First, by pro- 30 viding the LPFs with a staircase waveform, the LPFs merely smooth the staircase waveform rather than define rise time. Second, because the DACs **42** are disposed in parallel, there are no variations in rise time because each DAC 42 has substantially the same current passing therethrough; that is, 35 there is no bandwidth variation with resultant differences in rise time. The DACs **42** may also be controlled by any appropriate circuitry, such as a decoder disposed prior to the DACs which would, in effect, select which DACs are activated by proper application of the input signals. In other implementa- 40 tions each DAC **42** provides a single-step waveform to a LPF **43**.

Thus each control circuit 111 (formed by a DAC 42 and a LPF 43) provides a ramp waveform to one of the voltage-to-current converters 113, thereby controlling the slew rates of 45 the voltage-to-current converters. Controlling the slew rates in this manner reduces unwanted high-frequency components that would be generated with higher slew rates. Further, because the slew rates are similar for each of the voltage-to-current converters, the bandwidth of the multi-level transmit signal is not dependent on the value of the control signal, resulting in a signal with small and uniform distortion across signal levels.

FIG. 29 shows detail of a DAC 42 according to some implementations. DAC 42 includes a plurality of current 55 sources 502a, 502b through 502n, and a plurality of delay elements 504. Current source 502a receives a bit D from decoder 166, and generates a current in response. Delay unit 504a provides a delayed signal to a current source 502b, which provides a delayed current, and so on. The sum of the 60 currents are provided as current Io.

Another exemplary embodiment of Ethernet transceiver communications circuitry is illustrated in the schematic of FIG. 23. Referring to FIG. 23, integrated circuit 170 comprises m differential pairs of digital-to-analog converters 65 (DAC) 190. Each DAC 190 provides a transmit signal component in response to a bit D of a digital control signal. The

14

transmit signal components provided by DACs 190aa through 190am are combined to produce a first polarity of differential transmit signal V_T , which appears at terminals 172, 174 as a component of composite signal V_{TX} . Similarly, the transmit signal components provided by DACs 190ba through 190bm are combined to produce a second polarity of differential transmit signal V_T . Signal V_{TX} is also fed to summer 117.

Summer 117 also receives a replica of the transmit signal components produced by DACs 190a and 190b. The replicas are produced by DACs 190ca through 190 cm and DACs 190da through 190dm. Summer 117 subtracts the replica signal V_{TXR} from the composite signal V_{TX} to obtain the receive signal V_{RCV} . In some implementations each DAC 190 is implemented as shown in FIG. 22.

The individual components shown in outline or designated by blocks in the attached drawings are all well-known in the arts, and their specific construction and operation are not critical to the operation or best mode for carrying out the invention.

While the present invention has been described with respect to what is presently considered to be the preferred embodiments, it will be understood that the invention is not limited to the disclosed embodiments. To the contrary, the invention covers various modifications and equivalent arrangements included within the spirit and scope of the appended claims. The scope of the claims is to be accorded the broadest interpretation so as to encompass all such modifications and equivalent structures and functions. For example, the input signals for FIGS. 7, 11, 13, 14 and 16 may be varied to produce different output waveforms. Also, the linear ramp produced by the current source of FIGS. 11 and 13, may be even further processed by the current source of FIG. 7, to produce smooth transition areas. Such modifications are within the scope of the present invention. Also, whereas the illustrated transistors are preferably CMOS transistor, n-type or p-type transistors may also be employed with the present invention.

What is claimed is:

- [1. A communication circuit comprising:
- a digital-to-analog converter to receive a digital control signal, and to provide an analog control signal, the digital-to-analog converter comprising
 - N current sources configured in a parallel arrangement, wherein N is at least two, and
 - wherein each of the N current sources includes a respective control input,
 - M delay elements, an mth one of the M delay elements including an input in communication with an m-1th one of the M delay elements,
 - wherein M is equal to N-1,
 - wherein an output of the mth one of the M delay elements controls the control input of an m+1th one of the N current sources,
 - wherein an input of a first one of the M delay elements receives the digital control signal, and
 - wherein the analog control signal comprises the sum of the outputs of the N current sources; and
- a voltage-to-current converter to provide a transmit signal based on the analog control signal.
- [2. The communication circuit of claim 1, wherein the M delay elements comprise at least one delay lock loop.]
- [3. The communication circuit of claim 1, wherein the transmit signal is a Class B signal.]
- [4. The communication circuit of claim 1, further comprising:
 - a low-pass filter to receive the analog control signal, and to provide a filtered analog control signal to the voltage-to-current converter.]

- [5. The communication circuit of claim 4, wherein the low-pass filter comprises a single-pole filter.]
- [6. The communication circuit of claim 1, wherein the voltage-to-current converter provides a replica of the transmit signal.]
- [7. The communication circuit of claim 1, wherein the voltage-to-current converter comprises a voltage buffer.]
- [8. The communication circuit of claim 1, wherein the communication circuit operates at up to gigabit speeds.]
 - 9. A communication circuit, comprising:
 - a digital-to-analog converter to receive a digital control signal, and to provide an analog control signal, the digital-to-analog converter comprising:

N current sources configured in a parallel arrangement, wherein N is at least two, and wherein each of the N current sources includes a respective control input,

- M delay elements, an mth one of the M delay elements including an input in communication with an m-1th one of the M delay elements, wherein M is equal to N-1, wherein an output of the mth one of the M delay elements is arranged in communication with the control input of an m+1th one of the N current sources, wherein an input of a first one of the M delay elements receives the digital control signal, and
 - wherein the analog control signal comprises [the] a^{25} sum of [the] outputs of the N current sources;
- a voltage-to-current converter to provide a transmit signal based on the analog control signal,
 - wherein the voltage-to-current-converter provides a replica of the transmit signal;
- a first sub-circuit having a composite input to receive a differential composite signal comprising the transmit signal, a replica input to receive a differential replica signal comprising the replica of the transmit signal, and a difference output to provide a differential difference signal representing a difference between the differential composite signal and the differential replica signal;
- a second sub-circuit which produces first and second single-ended replica signals which together substantially comprise the differential replica signal; and
- a third sub-circuit, which is coupled to the first and second sub-circuits, and which produces the differential replica signal from the first and second single-ended replica signals.
- 10. A communication circuit comprising:
- K digital-to-analog converters each receiving a corresponding digital control signal and each providing a corresponding analog control signal, wherein K is at least two;
- K voltage-to-current converters each providing a corresponding bi-level transmit signal component in accordance with a respective one of the corresponding analog control signals; and
 - wherein the corresponding bi-level transmit signal 55 component of each of the K voltage-to-current converters are combined to produce a J-level transmit signal, wherein J=K+1.
- 11. The communication circuit of claim 10, wherein the J-level transmit signal is a Class B signal.
- 12. The communication circuit of claim 10, wherein each of the K digital-to-analog converters comprises:
 - N current sources configured in a parallel arrangement, wherein N is at least two, and wherein each of the N current sources includes a respective control input; and 65
 - M delay elements, an mth one of the M delay elements including an input in communication with an m-1th

16

one of the M delay elements, wherein M is equal to N-1, wherein an output of the mth one of the M delay elements is arranged in communication with the control input of an m+1th one of the N current sources, wherein an input of a first one of the M delay elements receives the corresponding digital control signal.

- 13. The communication circuit of claim 12, wherein the M delay elements comprise at least one delay lock loop.
- 14. The communication circuit of claim 10, wherein the K voltage-to-current converters provide a replica of the J-level transmit signal.
 - 15. The communication circuit of claim 10, wherein each of the K voltage-to-current converters comprises a voltage buffer.
 - 16. The communication circuit of claim 10, wherein the communication circuit operates at up to gigabit speeds.
 - 17. A communication circuit, comprising:
 - K digital-to-analog converters each receiving a corresponding digital control signal and each providing a corresponding analog control signal, wherein K is at least two;
 - K voltage-to-current converters each providing a corresponding bi-level transmit signal component in accordance with a respective one of the corresponding analog control signals;
 - wherein the corresponding bi-level transmit signal component of each of the K voltage-to-current converters are combined to produce a J-level transmit signal, wherein J=K+1,
 - wherein the K voltage-to-current converters provide a replica of the J-level transmit signal,
 - wherein the replica of the transmit signal comprises first and second single-ended replica signals;
 - a first sub-circuit which produces a differential replica signal from the first and second single-ended replica signals; and
 - a second sub-circuit coupled to the first sub-circuit and the voltage-to-current converters and having a composite input to receive a differential composite signal comprising the transmit signal, a replica input to receive the differential replica signal, and a difference output to provide a differential difference signal representing a difference between the differential composite signal and the differential replica signal.
 - 18. A communication circuit comprising:
 - K digital-to-analog converters each receiving a corresponding digital control signal and each providing a corresponding transmit signal component, wherein K is at least two, and wherein each of the K digital-to-analog converters comprises
 - N current sources configured in a parallel arrangement, wherein N is at least two, and wherein each of the N current sources includes a respective control input,
 - M delay elements, an mth one of the M delay elements including an input in communication with an m-1th one of the M delay elements, wherein M is equal to N-1, wherein an output of the mth one of the M delay elements controls the control input of an m+1th one of the N current sources, wherein an input of a first one of the M delay elements receives the corresponding digital control signal, and
 - wherein the corresponding transmit signal component comprises [the] a sum of [the] outputs of the N current sources; and
 - wherein the corresponding transmit signal component of each of the K digital-to-analog converters

are combined to produce a J-level transmit signal, wherein J=K +1.

- 19. The communication circuit of claim 18, wherein the M delay elements comprise at least one delay lock loop.
- 20. The communication circuit of claim 18, wherein the 5 J-level transmit signal is a Class B signal.
- 21. The communication circuit of claim 18, wherein the communication circuit operates at up to gigabit speeds.
 - 22. A communication circuit, comprising:
 - K digital-to-analog converters each receiving a corresponding digital control signal and each providing a corresponding transmit signal component, wherein K is at least two, and wherein each of the K digital-to-analog converters comprises:
 - N current sources configured in a parallel arrangement, wherein N is at least two, and wherein each of the N current sources includes a respective control input,
 - M delay elements, an mth one of the M delay elements including an input in communication with an m-1th one of the M delay elements, wherein M is equal to N-1, wherein an output of the mth one of the M delay elements is arranged in communication with the control input of an m+1th one of the N current sources, wherein an input of a first one of the M delay elements receives the corresponding digital control signal, and
 - wherein the corresponding transmit signal component comprises [the] *a* sum of [the] outputs of the N current sources; and
 - wherein the corresponding transmit signal component of each of the K digital-to-analog converters are combined to produce a J-level transmit signal, wherein J=K+1; and
 - L digital-to-analog converters each receiving the corresponding digital control signal and each providing a corresponding replica transmit signal component, wherein L=K; and
 - wherein the corresponding replica transmit signal component of each of the L digital-to-analog converters are combined to produce a J-level replica transmit signal.

[23. An Ethernet controller comprising:

- a digital-to-analog converter to receive a digital control signal, and to provide an analog control signal, the 45 digital-to-analog converter comprising
 - N current sources configured in a parallel arrangement, wherein N is at least two, and
 - wherein each of the N current sources includes a respective control input,
 - M delay elements, an mth one of the M delay elements including an input in communication with an m-1th one of the M delay elements,
 - wherein M is equal to N-1,
 - wherein an output of the mth one of the M delay 55 elements controls the control input of an m+1th one of the N current sources,
 - wherein an input of a first one of the M delay elements receives the digital control signal, and
 - wherein the analog control signal comprises the sum 60 of the outputs of the N current sources; and
- a voltage-to-current converter to provide a transmit signal based on the analog control signal.
- [24. The Ethernet controller of claim 23, wherein the M delay elements comprise at least one delay lock loop.]
- [25. The Ethernet controller of claim 23, wherein the transmit signal is a Class B signal.]

18

[26. The Ethernet controller of claim 23, further comprising:

a low-pass filter to receive the analog control signal, and to provide a filtered analog control signal to the voltage-to-current converter.

[27. The Ethernet controller of claim 26, wherein the low-pass filter comprises a single-pole filter.]

[28. The Ethernet controller of claim 23, wherein the voltage-to-current converter provides a replica of the transmit signal.]

[29. The Ethernet controller of claim 23, wherein the voltage-to-current converter comprises a voltage buffer.]

[30. The Ethernet controller of claim 23, wherein the Ethernet controller operates at up to gigabit speeds.]

- 31. An Ethernet controller, comprising:
- a digital-to-analog converter to receive a digital control signal, and to provide an analog control signal, the digital-to-analog converter comprising:
 - N current sources configured in a parallel arrangement, wherein N is at least two, and wherein each of the N current sources includes a respective control input,
 - M delay elements, an mth one of the M delay elements including an input in communication with an m-1th one of the M delay elements, wherein M is equal to N-1, wherein an output of the mth one of the M delay elements is arranged in communication with the control input of an m+1th one of the N current sources, wherein an input of a first one of the M delay elements receives the digital control signal, and
 - wherein the analog control signal comprises [the] *a* sum of [the] outputs of the N current sources;
- a voltage-to-current converter to provide a transmit signal based on the analog control signal,
 - wherein the voltage-to-current converter provides a replica of the transmit signal;
- a first sub-circuit having a composite input to receive a differential composite signal comprising the transmit signal, a replica input to receive a differential replica signal comprising the replica of the transmit signal, and a difference output to provide a differential difference signal representing a difference between the differential composite signal and the differential replica signal;
- a second sub-circuit which produces first and second single-ended replica signals which together substantially comprise the differential replica signal; and
- a third sub-circuit, which is coupled to the first and second sub-circuits, and which produces the differential replica signal from the first and second single-ended replica signals.
- 32. An Ethernet controller comprising:
- K digital-to-analog converters each receiving a corresponding digital control signal and each providing a corresponding analog control signal, wherein K is at least two;
- K voltage-to-current converters each providing a corresponding bi-level transmit signal component in accordance with a respective one of the corresponding analog control signals; and
 - wherein the corresponding bi-level transmit signal component of each of the K voltage-to-current converters are combined to produce a J-level transmit signal, wherein J=K+1.
- 33. The Ethernet controller of claim 32, wherein the J-level transmit signal is a Class B signal.
 - 34. The Ethernet controller of claim 32, wherein each of the K digital-to-analog converters comprises:

- N current sources configured in a parallel arrangement, wherein N is at least two, and wherein each of the N current sources includes a respective control input; and
- M delay elements, an mth one of the M delay elements including an input in communication with an m-1th one of the M delay elements, wherein M is equal to N-1, wherein an output of the mth one of the M delay elements is arranged in communication with the control input of an m+1th one of the N current sources, wherein an input of a first one of the M delay elements receives the corresponding digital control signal.
- 35. The Ethernet controller of claim 34, wherein the M delay elements comprise at least one delay lock loop.
- **36**. The Ethernet controller of claim **32**, wherein the K voltage-to-current converters provide a replica of the J-level ¹⁵ transmit signal.
- 37. The Ethernet controller of claim 32, wherein each of the K voltage-to-current converters comprises a voltage buffer.
- **38**. The Ethernet controller of claim **32**, wherein the Eth- ²⁰ ernet controller operates at up to gigabit speeds.
 - 39. An Ethernet controller, comprising:
 - K digital-to-analog converters each receiving a corresponding digital control signal and each providing a corresponding analog control signal, wherein K is at least two;
 - K voltage-to-current converters each providing a corresponding bi-level transmit signal component in accordance with a respective one of the corresponding analog control signals; and
 - wherein the corresponding bi-level transmit signal component of each of the K voltage-to-current converters are combined to produce a J-level transmit signal, wherein J=K+1,
 - wherein the K voltage-to-current converters provide a replica of the J-level transmit signal,
 - wherein the replica of the transmit signal comprises first and second single-ended replica signals;
 - a first sub-circuit which produces a differential replica signal from the first and second single-ended replica signals; and
 - a second sub-circuit coupled to the first sub-circuit and the voltage-to-current converters and having a composite input to receive a differential composite signal comprising the transmit signal, a replica input to receive the differential replica signal, and a difference output to provide a differential difference signal representing a difference between the differential composite signal and the differential replica signal.
 - 40. An Ethernet controller comprising:
 - K digital-to-analog converters each receiving a corresponding digital control signal and each providing a corresponding transmit signal component, wherein K is at least two, and wherein each of the K digital-to- 55 analog converters comprises
 - N current sources configured in a parallel arrangement, wherein N is at least two, and wherein each of the N current sources includes a respective control input,
 - M delay elements, an mth one of the M delay elements 60 including an input in communication with an m-1th one of the M delay elements, wherein M is equal to N-1, wherein an output of the mth one of the M delay elements controls the control input of an m+1th one of the N current sources, wherein an input 65 of a first one of the M delay elements receives the corresponding digital control signal, and

20

- wherein the corresponding transmit signal component comprises [the] a sum of [the] outputs of the N current sources; and
- wherein the corresponding transmit signal component of each of the K digital-to-analog converters are combined to produce a J-level transmit signal, wherein J=K+1.
- 41. The Ethernet controller of claim 40, wherein the M delay elements comprise at least one delay lock loop.
- 42. The Ethernet controller of claim 40, wherein the J-level transmit signal is a Class B signal.
- 43. The Ethernet controller of claim 40, wherein the Ethernet controller operates at up to gigabit speeds.
 - 44. An Ethernet controller, comprising:
 - K digital-to-analog converters each receiving a corresponding digital control signal and each providing a corresponding transmit signal component, wherein K is at least two, and wherein each of the K digital-to-analog converters comprises:
 - N current sources configured in a parallel arrangement, wherein N is at least two, and wherein each of the N current sources includes a respective control input,
 - M delay elements, an mth one of the M delay elements including an input in communication with an m-1th one of the M delay elements, wherein M is equal to N-1, wherein an output of the mth one of the M delay elements is arranged in communication with the control input of an m+1th one of the N current sources, wherein an input of a first one of the M delay elements receives the corresponding digital control signal, and
 - wherein the corresponding transmit signal component comprises [the] a sum of [the] outputs of the N current sources; and
 - wherein the corresponding transmit signal component of each of the K digital-to-analog converters are combined to produce a J-level transmit signal, wherein J=K+1; and
 - L digital-to-analog converters each receiving the corresponding digital control signal and each providing a corresponding replica transmit signal component, wherein L=K; and
 - wherein the corresponding replica signal component of each of the L digital-to-analog converters are combined to produce a J-level replica transmit signal.
 - [45. A communication circuit comprising:
 - digital-to-analog converter means for receiving a digital control signal, and for providing an analog control signal, the digital-to-analog converter means comprising
 - N current source means for providing current configured in a parallel arrangement,
 - wherein N is at least two, and
 - wherein each of the N current source means includes a respective means for inputting; and
 - M delay means for delaying, an mth one of the M delaying means including means for inputting in communication with an m-1th one of the M delay means,
 - wherein M is equal to N-1, and
 - wherein means for outputting of the mth one of the M delay means controls the inputting means of an m+1th one of the N current source means, and
 - wherein the analog control signal comprises the sum of the outputs of the N current source means; and
 - voltage-to-current converter means for providing a transmit signal based on the analog control signal.

- [46. The communication circuit of claim 45, wherein the M delay means comprise at least one delay lock loop.]
- [47. The communication circuit of claim 45, wherein the transmit signal is a Class B signal.]
- [48. The communication circuit of claim 45, further comprising:

filter means for receiving the analog control signal, and for providing a low-pass filtered analog control signal to the voltage-to-current converter means.

[49. The communication circuit of claim 48, wherein the filter means comprises a single-pole filter.]

[50. The communication circuit of claim 45, wherein the voltage-to-current converter means provides a replica of the transmit signal.]

[51. The communication circuit of claim 45, wherein the voltage-to-current converter means comprises a voltage 15 buffer.]

[52. The communication circuit of claim 45, wherein the communication circuit operates at up to gigabit speeds.]

53. A communication circuit, comprising:

digital-to-analog converter means for receiving a digital control signal, and for providing an analog control signal, the digital-to-analog converter means comprising:

N current source means for providing current configured in a parallel arrangement, wherein N is at least two, and wherein each of the N current source means includes a respective means for inputting; and

M delay means for delaying, an mth one of the M [delaying] *delay* means including means for inputing in communication with an m-1th one of the M delay means, wherein M is equal to N-1, and wherein means for outputting of the mth one of the M delay means is arranged in communication with [the inputting] means *for inputting* of an m+1th one of the N current source means, and

wherein the analog control signal comprises [the] *a* sum of [the] outputs of the N current source means;

voltage-to-current converter means for providing a transmit signal based on the analog control signal,

wherein the voltage-to-current converter means provides a replica of the transmit signal;

summing means for receiving a differential composite signal comprising the transmit signal, receiving a differential replica signal comprising the replica of the transmit signal, and providing a differential difference signal representing a difference between the differential composite signal and the differential replica signal;

replicating means for producing first and second singleended replica signals which together substantially comprise the differential replica signal; and

converting means, which is coupled to the summing means and replicating means, for producing the differential replica signal from the first and second single- 55 ended replica signals.

54. A communication circuit comprising:

K digital-to-analog converter means each for receiving a corresponding digital control signal and each for providing a corresponding analog control signal, wherein 60 K is at least two;

K voltage-to-current converter means each for providing a corresponding bi-level transmit signal component in accordance with a respective one of the corresponding analog control signals; and

wherein the corresponding bi-level transmit signal components of each of the K voltage-to-current con-

22

verter means are combined to produce a J-level transmit signal, wherein J=K+1.

55. The communication circuit of claim 54, wherein the J-level transmit signal is a Class B signal.

56. The communication circuit of claim **54**, wherein each of the K digital-to-analog converter means comprises:

N current source means for providing current configured in a parallel arrangement, wherein N is at least two, and wherein each of the N current source means includes a respective means for inputting; and

M delay means for delaying, an mth one of the M [delaying] delay means including means for inputting in communication with an m-1th one of the M delay means, wherein M is equal to N-1, and wherein means for outputting of the mth one of the M delay means is arranged in communication with [the inputting] means for inputting of an m+1th one of the N current source means.

57. The communication circuit of claim 56, wherein the M delay means comprise at least one delay lock loop.

58. The communication circuit of claim **54**, wherein the K voltage-to-current converter means provide a replica of the J-level transmit signal.

59. The communication circuit of claim **54**, wherein each of the K voltage-to-current converter means comprises a voltage buffer.

60. The communication circuit of claim 54, wherein the communication circuit operates at up to gigabit speeds.

61. A communication circuit, comprising:

K digital-to-analog converter means each for receiving a corresponding digital control signal and each for providing a corresponding analog control signal, wherein K is at least two;

K voltage-to-current converter means each for providing a corresponding bi-level transmit signal component in accordance with a respective one of the corresponding analog control signals,

wherein the corresponding bi-level transmit signal components of each of the K voltage-to-current converter means are combined to produce a J-level transmit signal, wherein J=K+1,

wherein the K voltage-to-current converter means provide a replica of the J-level transmit signal,

wherein the replica of the transmit signal comprises first and second single-ended replica signals;

converter means for producing a differential replica signal from the first and second single-ended replica signals; and

summing means, coupled to the converter means and the voltage-to-current converter means, for receiving a differential composite signal comprising the transmit signal, receiving the differential replica signal, and providing a differential difference signal representing a difference between the differential composite signal and the differential replica signal.

62. A communication circuit comprising:

K digital-to-analog converter means each for receiving a corresponding digital control signal and each for providing a corresponding transmit signal component, wherein K is at least two, and wherein at least one each of the K digital-to-analog converter means comprises

N current source means for providing current configured in a parallel arrangement, wherein N is at least two, and wherein each of the N current source means includes a respective means for inputting; and

M delay means for delaying, an mth one of the M delaying delay means including means for input-

.

ting in communication with an m-1th one of the M delay means, wherein M is equal to N-1, and wherein means for outputting of the mth one of the M delay means controls [the inputting] means for inputting of an m+1th one of the N current source 5 means, and

wherein the corresponding transmit signal component comprises [the] *a* sum of [the] outputs of the N current sources; and

wherein the corresponding transmit signal components of each of the K digital-to-analog converter means are combined to produce a J-level transmit signal, wherein J=K+1.

63. The communication circuit of claim 62, wherein the M delay means comprise at least one delay lock loop.

64. The communication circuit of claim **62**, wherein the ¹⁵ J-level transmit signal is a Class B signal.

65. The communication circuit of claim 62, wherein the communication circuit operates at up to gigabit speeds.

66. A communication circuit, comprising:

K digital-to-analog converter means each for receiving a ²⁰ corresponding digital control signal and each for providing a corresponding transmit signal component, wherein K is at least two, and

wherein at least one each of the K digital-to-analog converter means comprises:

N current source means for providing current configured in a parallel arrangement,

wherein N is at least two, and

wherein each of the N current source means includes a respective means for inputting, and

M delay means for delaying, an mth one of the M [delaying] *delay* means including means for inputting in communication with an m-1th one of the M delay means,

wherein M is equal to N-1, and

wherein means for outputting of the mth one of the M delay means is arranged in communication with [the inputting] means *for inputting* of an m+1th one of the N current source means,

wherein the corresponding transmit signal component comprises [the] a sum of [the] outputs of the N cur-40 rent sources, and

wherein the corresponding transmit signal components of each of the K digital-to-analog converter means are combined to produce a J-level transmit signal wherein J=K+1; and

L digital-to-analog converter means each for receiving the corresponding digital control signal and each for providing a corresponding replica transmit signal component,

wherein L=K, and

wherein the corresponding replica transmit signal components of each of the L digital-to-analog converters are combined to produce a J-level replica transmit signal.

[67. An Ethernet controller comprising:

digital-to-analog converter means for receiving a digital control signal, and for providing an analog control signal, the digital-to-analog converter means comprising

N current source means for providing current configured in a parallel arrangement,

wherein N is at least two, and

wherein each of the N current source means includes a respective means for inputting; and

M delay means for delaying, an mth one of the M delaying means including means for inputting in 65 communication with an m-1th one of the M delay means,

24

wherein M is equal to N-1, and

wherein means for outputting of the mth one of the M delay means controls the inputting means of an m+1th one of the N current source means, and

wherein the analog control signal comprises the sum of the outputs of the N current source means; and

voltage-to-current converter means for providing a transmit signal based on the analog control signal.

[68. The Ethernet controller of claim 67, wherein the M delay means comprise at least one delay lock loop.]

[69. The Ethernet controller of claim 67, wherein the transmit signal is a Class B signal.]

[70. The Ethernet controller of claim 67, further comprising:

filter means for receiving the analog control signal, and for providing a low-pass filtered analog control signal to the voltage-to-current converter means.

[71. The Ethernet controller of claim 70, wherein the filter means comprises a single-pole filter.]

[72. The Ethernet controller of claim 67, wherein the voltage-to-current converter means provides a replica of the transmit signal.]

[73. The Ethernet controller of claim 67, wherein the voltage-to-current converter means comprises a voltage buffer.]

[74. The Ethernet controller of claim 67, wherein the Ethernet controller operates at up to gigabit speeds.]

75. An Ethernet controller, comprising:

digital-to-analog converter means for receiving a digital control signal, and for providing an analog control signal, the digital-to-analog converter means comprising:

N current source means for providing current configured in a parallel arrangement, wherein N is at least two, and wherein each of the N current source means includes a respective means for inputting; and

M delay means for delaying, an mth one of the M [delaying] delay means including means for inputting in communication with an m-1th one of the M delay means, wherein M is equal to N-1, and wherein means for outputting of the mth one of the M delay means is arranged in communication with [the inputting] means for inputting of an m+1th one of the N current source means, and

wherein the analog control signal comprises [the] *a* sum of [the] outputs of the N current source means;

voltage-to-current converter means for providing a transmit signal based on the analog control signal,

wherein the voltage-to-current converter means provides a replica of the transmit signal;

summing means for receiving a differential composite signal comprising the transmit signal, receiving a differential replica signal comprising the replica of the transmit signal, and providing a differential difference signal representing a difference between the differential composite signal and the differential replica signal;

replicating means for producing first and second singleended replica signals which together substantially comprise the differential replica signal; and

converting means, which is coupled to the summing means and replicating means, for producing the differential replica signal from the first and second singleended replica signals.

76. An Ethernet controller comprising:

K digital-to-analog converter means each for receiving a corresponding digital control signal and each for pro-

viding a corresponding analog control signal, wherein K is at least two;

K voltage-to-current converter means each for providing a corresponding bi-level transmit signal component in accordance with a respective one of the corresponding 5 analog control signals; and

wherein the corresponding bi-level transmit signal components of each of the K voltage-to-current converter means are combined to produce a J-level transmit signal, wherein J=K+1.

77. The Ethernet controller of claim 76, wherein the J-level transmit signal is a Class B signal.

78. The Ethernet controller of claim **76**, wherein each of the K digital-to-analog converter means comprises:

N current source means for providing current configured ¹⁵ in a parallel arrangement, wherein N is at least two, and wherein each of the N current source means includes a respective means for inputting; and

M delay means for delaying, an mth one of the M [delaying delay means including means for inputting in communication with an m-1th one of the M delay means, wherein M is equal to N-1, and wherein means for outputting of the mth one of the M delay means is arranged in communication with [the inputting] means for inputting of an m+1th one of the N current source means.

79. The Ethernet controller of claim 78, wherein the M delay means comprise at least one delay lock loop.

80. The Ethernet controller of claim 76, wherein the K voltage-to-current converter means provide a replica of the J-level transmit signal.

81. The Ethernet controller of claim **76**, wherein each of the K voltage-to-current converter means comprises a voltage buffer.

82. The Ethernet controller of claim 76, wherein the Ethernet controller operates at up to gigabit speeds.

83. An Ethernet controller, comprising:

K digital-to-analog converter means each for receiving a corresponding digital control signal and each for providing a corresponding analog control signal, wherein K is at least two;

K voltage-to-current converter means each for providing a corresponding bi-level transmit signal component in accordance with a respective one of the corresponding 45 analog control signals,

wherein the corresponding bi-level transmit signal components of each of the K voltage-to-current converter means are combined to produce a J-level transmit signal, wherein J=K+1,

wherein the K voltage-to-current converter means provide a replica of the J-level transmit signal,

wherein the replica of the transmit signal comprises first and second single-ended replica signals;

converter means for producing a differential replica signal 55 from the first and second single-ended replica signals; and

summing means, coupled to the converter means and the voltage-to-current converter means, for receiving a differential composite signal comprising the transmit 60 signal, receiving the differential replica signal, and providing a differential difference signal representing a difference between the differential composite signal and the differential replica signal.

84. An Ethernet controller comprising:

K digital-to-analog converter means each for receiving a corresponding digital control signal and each for pro-

viding a corresponding transmit signal component, wherein K is at least two, and wherein at least one each of the K digital-to-analog converter means comprises

N current source means for providing current configured in a parallel arrangement, wherein N is at least two, and wherein each of the N current source means includes a respective means for inputting, and

M delay means for delaying, an mth one of the M [delaying] delay means including means for inputting in communication with an m-1th one of the M delay means, wherein M is equal to N-1, and wherein means for outputting of the mth one of the M delay means controls [the inputting] means for inputting of an m+1th one of the N current source means,

wherein the corresponding transmit signal component comprises [the] a sum of [the] outputs of the N current sources; and

wherein the corresponding transmit signal components of each of the K digital-to-analog converter means are combined to produce a J-level transmit signal, wherein J=K+1.

85. The Ethernet controller of claim 84, wherein the M delay means comprise at least one delay lock loop.

86. The Ethernet controller of claim 84, wherein the 25 J-level transmit signal is a Class B signal.

87. The Ethernet controller of claim 84, wherein the Ethernet controller operates at up to gigabit speeds.

88. An Ethernet controller, comprising:

K digital-to-analog converter means each for receiving a corresponding digital control signal and each for providing a corresponding transmit signal component, wherein K is at least two, and

wherein at least one each of the K digital-to-analog converter means comprises:

N current source means for providing current configured in a parallel arrangement,

wherein N is at least two, and

wherein each of the N current source means includes a respective means for inputting, and

M delay means for delaying, an mth one of the M [delaying] delay means including means for inputting in communication with an m-1th one of the M delay means,

wherein M is equal to N-1, and

wherein means for outputting of the mth one of the M delay means is arranged in communication with [the inputting] means for inputting of an m+1th one of the N current source means,

wherein the corresponding transmit signal component comprises [the] a sum of [the] outputs of the N current sources, and

wherein the corresponding transmit signal components of each of the K digital-to-analog converter means are combined to produce a J-level transmit signal, wherein J=K+1; and

L digital-to-analog converter means each for receiving the corresponding digital control signal and each for providing a corresponding replica transmit signal component, wherein L=K, and

wherein the corresponding replica transmit signal components of each of the L digital-to-analog converters are combined to produce a J-level replica transmit signal.

[89. A communication method comprising:

receiving a digital control signal;

providing an analog control signal in accordance with the digital control signal, comprising

26

supplying N sources of current, wherein N is at least two;

controlling the supply of current from each of the N sources of current;

delaying current from M of the N sources of current, where M is equal to N-1, and

wherein an output of an mth one of M delaying steps controls an m+1th one of the N sources of current; and

summing the delayed currents,

wherein the analog control signal comprises the sum of the delayed currents; and

providing a transmit signal based on the analog control signal.

[90. The communication method of claim 89, wherein the transmit signal is a Class B signal.]

[91. The communication method of claim 89, further comprising:

low-pass filtering the analog control signal; and

wherein the transmit signal is based on the low-pass filtered analog control signal.

[92. The communication method of claim 91, wherein low-pass filtering the analog control signal comprises single-pole filtering the analog control signal.]

[93. The communication method of claim 89, further comprising providing a replica of the transmit signal.]

[94. The communication method of claim 89, wherein the communication method operates at up to gigabit speeds.]

95. A communication method, comprising the steps of: receiving a digital control signal;

providing an analog control signal in accordance with the 30 digital control signal, comprising the steps of:

supplying N sources of current, wherein N is at least two;

controlling [the] supply of current from each of the N sources of current;

delaying current from M of the N sources of current, where M is equal to N-1; and

summing the delayed currents,

wherein the analog control signal comprises [the] *a* sum of the delayed currents;

providing a transmit signal based on the analog control signal;

providing a replica of the transmit signal;

receiving a differential composite signal comprising the transmit signal;

receiving a differential replica signal comprising the replica of the transmit signal;

providing a differential difference signal representing a difference between the differential composite signal and the differential replica signal;

producing first and second single-ended replica signals which together substantially comprise the differential replica signal; and

producing the differential replica signal from the first and second single-ended replica signals.

96. A communication method comprising:

receiving K digital control signals, wherein K is at least two;

providing a corresponding analog control signal for each 60 of the K digital control signals;

providing a corresponding bi-level transmit signal component in accordance with a respective one of the corresponding analog control signals; and

combining the corresponding bi-level transmit signal 65 components to produce a J-level transmit signal, wherein J=K+1.

28

97. The communication method of claim 96, wherein the J-level transmit signal is a Class B signal.

98. The communication method of claim 96, wherein providing a corresponding analog control signal comprises:

supplying N sources of current, wherein N is at least two; controlling [the] supply of current from each of the N sources of current;

delaying current from M of the N sources of current, where M is equal to N-1; and summing the delayed currents.

99. The communication method of claim 96, further comprising:

providing a replica of the J-level transmit signal.

100. The communication method of claim 96, wherein the communication method operates at up to gigabit speeds.

101. A communication method, comprising the steps of: receiving K digital control signals, wherein K is at least two;

providing a corresponding analog control signal for each of the K digital control signals;

providing a corresponding bi-level transmit signal component in accordance with a respective one of the corresponding analog control signals;

combining the corresponding bi-level transmit signal components to produce a i-level transmit signal, wherein J=K+1;

providing a replica of the J-level transmit signal,

wherein the replica of the transmit signal comprises first and second single-ended replica signals;

producing a differential replica signal from the first and second single-ended replica signals; and

providing a differential difference signal representing a difference between the differential replica signal and a differential composite signal comprising the transmit signal.

102. A communication method comprising:

receiving K digital control signals, wherein K is at least two;

providing a corresponding transmit signal component for each of the K digital control signals, comprising

supplying N sources of current, wherein N is at least two,

controlling [the] supply of current from each of the N sources of current,

delaying current from M of the N sources of current, where M is equal to N-1, and

wherein an output of an mth one of M delaying steps controls an m+1th one of the N sources of current, and

summing the delayed currents,

wherein the corresponding transmit signal component comprises [the] a sum of the delayed currents; and

combining the corresponding transmit signal components to produce a J-level transmit signal, wherein J=K+1.

103. The communication method of claim 102, wherein the J-level transmit signal is a Class B signal.

104. The communication method of claim 102, wherein the communication method operates at up to gigabit speeds.

105. A communication method, comprising the steps of: receiving K digital control signals, wherein K is at least two;

providing a corresponding transmit signal component for each of the K digital control signals, comprising the steps of:

supplying N sources of current, wherein N is at least two;

controlling [the] supply of current from each of the N sources of current;

delaying current from M of the N sources of current, 5 where M is equal to N-1; and

summing the delayed currents,

wherein the corresponding transmit signal component comprises [the] *a* sum of the delayed currents;

combining the corresponding transmit signal components to produce a J-level transmit signal, wherein J=K+1;

receiving the corresponding digital control signals;

providing a corresponding replica transmit signal component for each of the corresponding digital control signals; and

combining the corresponding replica transmit signal components to produce a J-level replica transmit signal.

106. A communication circuit, comprising:

a plurality of sets of digital-to-analog converters (DACs), wherein the plurality of sets of DACs are arranged in parallel,

wherein each DAC within a set of DACs is configured to receive a digital signal and to provide an output signal, and

wherein each DAC comprises:

N current sources arranged in parallel,

wherein N is at least two,

wherein each of the N current sources includes a 30 respective control input, and

wherein the output signal provided by each DAC comprises a sum of outputs of the N current sources; and

M delay elements,

wherein an mth one of the M delay elements includes an input in communication with an m-1th one of the M delay elements,

wherein M is equal to N-1,

wherein an output of the mth one of the M delay elements controls the control input of an m+1th one of the N current sources,

wherein an input of a first one of the M delay elements receives the digital signal, [and]

wherein a sum of each output signal from a respective one of the plurality of sets of DACs forms a transmit signal, *and*

wherein a first set of the plurality of sets of DACs is configured to produce a first polarity of a differential replica signal comprising replicas of transmit signal components output by the DACs of the first set.

107. The communication circuit of claim 106, comprising:

a summer for summing each output signal from the 55 respective one of the plurality of sets of DACs.

108. The communication circuit of claim 106, wherein the plurality of sets of DACs comprises K sets of DACs, and

wherein the transmit signal comprises a J-level transmit signal,

wherein J=K+1.

109. The communication circuit of claim 106, wherein each of the N current sources of each DAC is arranged in a differential configuration.

110. The communication circuit of claim 106, wherein the 65 M delay elements of each DAC comprise at least one delay lock loop.

111. The communication circuit of claim 106, wherein the transmit signal comprises a Class B signal.

112. The communication circuit of claim 106, wherein [a] said first set of the plurality of sets of DACs is configured to produce a first polarity of a differential composite signal comprising transmit signal components output by the DACs of the first set [, and configured to produce a first polarity of a differential replica signal comprising replicas of the transmit signal components output by the DACs of the first set].

113. The communication circuit of claim 112, wherein a second set of the plurality of sets of DACs is configured to produce a second polarity of the differential composite signal comprising transmit signal components output by the DACs of the second set, and configured to produce a second polarity of the differential replica signal comprising replicas of the transmit signal components output by the DACs of the second set.

114. The communication circuit of claim 113, wherein a differential difference signal is produced comprising a difference between the differential composite signal and the differential replica signal.

115. The communication circuit of claim 114, wherein the differential difference signal comprises a receive signal.

116. The communication circuit of claim 106, wherein the communication circuit operates at up to gigabit speeds.

117. A communication circuit, comprising:

a plurality of sets of digital-to-analog converter (DAC) means,

wherein the plurality of sets of DAC means are arranged in parallel,

wherein each DAC means within a set of DAC means is configured to receive a digital signal and to provide an output signal, and

wherein each DAC means comprises:

N current source means arranged in parallel,

wherein N is at least two,

wherein each of the N current source means includes a respective means for inputting, and

wherein the output signal provided by each DAC means comprises a sum of outputs of the N current source means; and

M delay means,

wherein an mth one of the M delay means includes [a] means for inputting in communication with an m-1th one of the M delay means,

wherein \hat{M} is equal to N-1,

wherein means for outputting of the mth one of the M delay means controls [the inputting means] for inputting of an m+1th one of the N current source means,

wherein [the inputting] means for inputting of a first one of the M delay [elements] means receives the digital signal, [and]

wherein a sum of each output signal from a respective one of the plurality of sets of DAC means forms a transmit signal, *and*

wherein a first set of the plurality of sets of DAC means is configured to produce a first polarity of a differential replica signal comprising replicas of the transmit signal components output by the DAC means of the first set.

118. The communication circuit of claim 117, comprising:

means for summing each output signal from the respective one of the plurality of sets of DAC means.

119. The communication circuit of claim 117, wherein the plurality of sets of DAC means comprises K sets of DAC means, and

wherein the transmit signal comprises a J-level transmit signal,

wherein J=K+1.

- 120. The communication circuit of claim 117, wherein each of the N current source means of each DAC means is arranged in a differential configuration.
- 121. The communication circuit of claim 117, wherein the M delay means of each DAC means comprise at least one delay lock loop means.
- 122. The communication circuit of claim 117, wherein the transmit signal comprises a Class B signal.
- 123. The communication circuit of claim 117, wherein [a] said first set of the plurality of sets of DAC means is configured to produce a first polarity of a differential composite signal comprising transmit signal components output by the DAC means of the first set [, and configured to produce a first polarity of a differential replica signal comprising replicas of the transmit signal components output by the DAC means of the first set [.
- 124. The communication circuit of claim 123, wherein a second set of the plurality of sets of DAC means is configured to produce a second polarity of the differential composite signal comprising transmit signal components output by the DAC means of the second set, and configured to produce a second polarity of the differential replica signal comprising replicas of the transmit signal components output by the DAC means of the second set.
- 125. The communication circuit of claim 124, wherein a differential difference signal is produced comprising a difference between the differential composite signal and the differential replica signal.
- 126. The communication circuit of claim 125, wherein the differential difference signal comprises a receive signal.
- 127. The communication circuit of claim 117, wherein the communication circuit operates at up to gigabit speeds.
 - 128. An Ethernet controller, comprising:
 - a plurality of sets of transceivers,
 - wherein the plurality of sets of transceivers are arranged in parallel,
 - wherein each transceiver within a set of transceivers is configured to receive a digital signal and to provide 40 an output signal, and

wherein each transceiver comprises:

N current sources arranged in parallel,

wherein N is at least two,

wherein each of the N current sources includes a 45 respective control input, and

wherein the output signal provided by each transceiver comprises a sum of outputs of the N current sources; and

M delay elements,

wherein an mth one of the M delay elements includes an input in communication with an m-1th one of the M delay elements,

wherein M is equal to N-1,

wherein an output of the mth one of the M delay 55 elements controls the control input of an m+1th one of the N current sources,

wherein an input of a first one of the M delay elements receives the digital signal, [and]

wherein a sum of each output signal from a respective one 60 of the plurality of sets of transceivers forms a transmit signal, and

wherein a first set of the plurality of sets of transceivers is configured to produce a first polarity of a differential replica signal comprising replicas of the transmit sig- 65 nal components output by the transceivers of the first set.

129. The Ethernet controller of claim 128, comprising:

a summer for summing each output signal from the respective one of the plurality of sets of transceivers.

130. The Ethernet controller of claim 128, wherein the plurality of sets of transceivers comprises K sets of transceivers, and

wherein the transmit signal comprises a J-level transmit signal,

wherein J=K+1.

- 131. The Ethernet controller of claim 128, wherein each of the N current sources of each transceiver is arranged in a differential configuration.
- 132. The Ethernet controller of claim 128, wherein the M delay elements of each transceiver comprise at least one delay lock loop.

133. The Ethernet controller of claim 128, wherein the transmit signal comprises a Class B signal.

134. The Ethernet controller of claim 128, wherein [a] said first set of the plurality of sets of transceivers is configured to produce a first polarity of a differential composite signal comprising transmit signal components output by the transceivers of the first set[, and configured to produce a first polarity of a differential replica signal comprising replicas of the transmit signal components output by the transceivers of the first set].

135. The Ethernet controller of claim 134, wherein a second set of the plurality of sets of transceivers is configured to produce a second polarity of the differential composite signal comprising transmit signal components output by the transceivers of the second set, and configured to produce a second polarity of the differential replica signal comprising replicas of the transmit signal components output by the transceivers of the second set.

136. The Ethernet controller of claim 135, wherein a differential difference signal is produced comprising a difference between the differential composite signal and the differential replica signal.

137. The Ethernet controller of claim 136, wherein the differential difference signal comprises a receive signal.

138. The Ethernet controller of claim 128, wherein the Ethernet controller operates at up to gigabit speeds.

139. An Ethernet controller, comprising:

a plurality of sets of transceiver means,

wherein the plurality of sets of transceiver means are arranged in parallel,

wherein each transceiver means within a set of transceiver means is configured to receive a digital signal and to provide an output signal, and

wherein each transceiver means comprises:

N current source means arranged in parallel,

wherein N is at least two,

wherein each of the N current source means includes a respective means for inputting, and

wherein the output signal provided by each transceiver means comprises a sum of outputs of the N current source means; and

M delay means,

wherein an mth one of the M delay means includes [a] means for inputting in communication with an m-1th one of the M delay means,

wherein \dot{M} is equal to N-1,

wherein means for outputting of the mth one of the M delay means controls [the inputting] means *for inputting* of an m+1th one of the N current source means,

wherein [the inputting] means for inputting of a first one of the M delay [elements] means receives the digital signal, [and]

wherein a sum of each output signal from a respective one of the plurality of sets of transceiver means forms a transmit signal, *and*

wherein a first set of the plurality of sets of transceiver means is configured to produce a first polarity of a 5 differential replica signal comprising replicas of transmit signal components output by the transceiver means of the first set.

140. The Ethernet controller of claim 139, comprising: means for summing each output signal from the respective 10 one of the plurality of sets of transceiver means.

141. The Ethernet controller of claim 139, wherein the plurality of sets of transceiver means comprises K sets of transceiver means, and

wherein the transmit signal comprises a J-level transmit 15 signal,

wherein J=K+1.

142. The Ethernet controller of claim 139, wherein each of the N current source means of each transceiver means is arranged in a differential configuration.

143. The Ethernet controller of claim 139, wherein the M delay means of each transceiver means comprise at least one delay lock loop means.

144. The Ethernet controller of claim 139, wherein the transmit signal comprises a Class B signal.

145. The Ethernet controller of claim 139, wherein [a] said first set of the plurality of sets of transceiver means is configured to produce a first polarity of a differential composite signal comprising transmit signal components output by the transceiver means of the first set[, and configured to 30 produce a first polarity of a differential replica signal comprising replicas of the transmit signal components output by the transceiver means of the first set].

146. The Ethernet controller of claim 145, wherein a second set of the plurality of sets of transceiver means is configured to produce a second polarity of the differential composite signal comprising transmit signal components output by the transceiver means of the second set, and configured to produce a second polarity of the differential replica signal comprising replicas of the transmit signal components out- 40 put by the transceiver means of the second set.

147. The Ethernet controller of claim 146, wherein a differential difference signal is produced comprising a difference between the differential composite signal and the differential replica signal.

148. The Ethernet controller of claim 147, wherein the differential difference signal comprises a receive signal.

149. The Ethernet controller of claim 139, wherein the Ethernet controller operates at up to gigabit speeds.

34

150. A communication method, comprising the steps of:

a.) receiving K digital signals, wherein K is at least two;

b.) providing K corresponding transmit signal components in accordance with each of the K digital signals, wherein for each transmit signal component, step (b) comprises the steps of:

b1.) supplying N sources of current, wherein N is at least two;

b2.) controlling the supply of current from each of the N sources of current;

b3.) delaying current from M of the N sources of current,

wherein M is equal to N-1, and

wherein an output of an mth one of M delaying steps controls an m+1th one of the N sources of current; and

b4.) summing the delayed currents; and

c.) combining the K corresponding transmit signal components to produce a J-level transmit signal.

151. The method of claim 150, wherein J=K+1.

152. The method of claim 150, wherein the transmit signal comprises a Class B signal.

153. The method of claim 150, comprising the steps of: receiving a first polarity of a differential composite signal comprising transmit signal components output by a first set of [the] a plurality of parallel *transceiver* sets; and

receiving a first polarity of a differential replica signal comprising replicas of the transmit signal components output by the first set of the plurality of parallel transceiver sets.

154. The method of claim **153**, comprising the steps of: receiving a second polarity of the differential composite signal comprising transmit signal components output by a second set of the plurality of parallel *transceiver* sets; and

receiving a second polarity of the differential replica signal comprising replicas of the transmit signal components output by the second set of the plurality of parallel *transceiver* sets.

155. The method of claim 154, comprising the step of:

producing a differential difference signal comprising a difference between the differential composite signal and the differential replica signal.

156. The method of claim 155, wherein the differential difference signal comprises a receive signal.

* * * *