

US00RE40552E

(19) United States

(12) Reissued Patent

Foss et al.

(10) Patent Number: US RE40,552 E

(45) Date of Reissued Patent: Oct. 28, 2008

(54) DYNAMIC RANDOM ACCESS MEMORY USING IMPERFECT ISOLATING TRANSISTORS

(75) Inventors: Richard C. Foss, Calabogie (CA); Peter

B. Gillingham, Kanata (CA); Robert Harland, Salt Spring Island (CA); Masami Mitsuhashi, Sapporo (JP); Atsushi Wada, Gifu (JP)

(73) Assignee: Mosaid Technologies, Inc., Kanata,

Ontario (CA)

(21) Appl. No.: 10/032,431

(22) Filed: Dec. 21, 2001

Related U.S. Patent Documents

Reissue of:

(64) Patent No.: 5,414,662
 Issued: May 9, 1995
 Appl. No.: 08/147,038
 Filed: Nov. 4, 1993

U.S. Applications:

(63) Continuation of application No. 07/680,747, filed on Apr. 5, 1991, now abandoned.

(30) Foreign Application Priority Data

Apr. 6, 1990	(GB)	9007789
Apr. 5, 1991	(GB)	9107164

(51) Int. Cl. *G11C 7/00* (

G11C 7/00 (2006.01)

(56) References Cited

U.S. PATENT DOCUMENTS

2,255,232 A 9/1941 Stern

4,117,353 A	9/1978	Butler et al.
4,463,440 A	7/1984	Nishiura et al.
4,608,670 A	8/1986	Duvvury et al 365/205
4,638,182 A	1/1987	McAdams

(Continued)

FOREIGN PATENT DOCUMENTS

EP	02549801 A1 *	5/1988
EP	0 254 980 B1	9/1991
ΙΡ	62-150590	7/1987

OTHER PUBLICATIONS

1992 Xerox Presentation re. use of on—chip DLL. Adler, E., "The Evolution of IBM CMOS DRAM Technology," *IBM J. Res. Develop.*, vol. 39 No. 1/2, Jan./Mar. 1995, p. 169.

(Continued)


Primary Examiner—Tan Dinh

(74) Attorney, Agent, or Firm—Hamilton, Brook, Smith & Reynolds, PC

(57) ABSTRACT

Apparatus and methods for controlling the sensing of bit lines which facilitates the distribution of bit line charging current to be distributed any time, and facilitates the fast raising of the sense modes to full logic levels. An embodiment is comprised of a plurality of bit storage capacitors, a folded bit line for receiving charge stored on one of the capacitors, having bit line capacitance, a sense amplifier having a pair of sense nodes for sensing a voltage differential across the sense nodes, apparatus connected to the bit line and the sense nodes for imperfectly isolating the sense nodes from the bit line whereby current can leak therethrough, apparatus for enabling the sense amplifier and for disabling the isolating apparatus and thereby removing the isolation between the sense amplifier and the bit line, whereby current passing through the sense amplifier to the sense nodes is enabled to charge the bit line capacitance through the isolating apparatus to predetermined logic voltage level.

8 Claims, 3 Drawing Sheets



	DOCUMENTS	5,734,292 A 3/1998 Shirai et al.
		5,751,639 A 5/1998 Ohsawa
, , ,	Norwood et al. Okada et al.	5,757,225 A 5/1998 Tobita
, , ,	Doluca et al.	5,771,188 A 6/1998 Fink 5,777,501 A 7/1998 AbouSeido
, ,	Miyamoto et al 365/189	5,805,508 A 9/1998 Tobita
4,791,616 A 12/1988	Taguchi et al 365/205	5,812,832 A 9/1998 Horne et al.
	Gailbreath, Jr.	5,815,446 A 9/1998 Tobita
	Miyamoto et al 365/189	5,841,691 A 11/1998 Fink
, ,	Sawada et al.	5,847,597 A 12/1998 Ooishi et al.
	Suwa et al 365/210 Sato et al.	5,856,939 A * 1/1999 Seyyedy
4,841,180 A 6/1989		5,856,951 A 1/1999 Arimoto et al. 5,880,624 A 3/1999 Koyanagi et al.
, , ,	Ohsawa	5,936,898 A * 8/1999 Chi
4,931,992 A 6/1990	Ogihara et al.	5,959,927 A 9/1999 Yamagata et al.
	Wada et al 365/203	5,991,226 A 11/1999 Bhullar
, ,	Komatsu et al 365/222	6,021,063 A 2/2000 Tai
	Tobita	6,067,592 A 5/2000 Farmwald et al.
, ,	Horiguchi et al.	6,087,868 A 7/2000 Millar 6,151,242 A 11/2000 Takashima
5,010,518 A 4/1991	. ~	6,314,052 B2 11/2001 Foss et al.
5,010,523 A * 4/1991	Yamauchi 365/205	6,327,318 B1 12/2001 Bhullar et al.
	Tanaka et al 365/230	6,510,503 B2 1/2003 Gillingham et al.
	Miyatake 365/203	6,657,918 B2 12/2003 Foss et al.
, ,	Terasawa et al.	OTHED DIEDLIC ATIONS
	Douglas et al	OTHER PUBLICATIONS
5,029,128 A 7/1991		Anceau, "A Synchoronous Approach for Clocking VLSI
, ,	Tran et al.	Systems," IEEE journal of Solid-State Circuits, vol. SC-17,
5,091,885 A 2/1992	Ohsawa 365/203	No. 1 (Feb. 1982).
5,101,107 A 3/1992		Chen, "Designing On-Chip Clock Generators," Circuits and
/ /	Johnson et al.	Devices, Jul. 1992, pp. 32–36.
	Hjerpe et al.	Chou, Shizuo, et al., "A 60-ns 16M-bit DRAM With a Mini-
5,111,063 A 5/1992 5,127,739 A 7/1992	Duvvury et al 365/189	mized Sensing Delay Caused by Bit-Line Stray Capaci-
, ,	Cho et al.	tance," IEEE Journal of Soild State Circuits, vol. 24, No. 5,
, ,	Furutani et al 365/203	Oct. 1989, pp. 1176–1178.
	Miyatake 365/149	Foss, R.C., et al., "Application of a High-Voltage Pumped
	Tsang et al.	Supply for Low-Power DRAM," IEEE 1992 Symposium on
, ,	Kim 365/203	VLSI Circuits of Technical Papers, pp. 106–107.
, ,	Sorrells et al. Dhong et al	Fujii, Syuso, et al., "A 45-ns 16-Mbit DRAM with Tri-
	Watson, Jr. et al.	ple-Well Structure," IEEE Journal of Solid-State Circuits,
3.272.390 A 12/1993	,	1 24 No. 5 Oct 1000 no. 1170 1174
5,272,390 A 12/1993 5,274,586 A 12/1993	Matsukawa	vol. 24, No. 5, Oct. 1989, pp. 1170–1174.
5,274,586 A 12/1993	Dhong et al.	
5,274,586 A 12/1993 5,280,452 A 1/1994 5,295,164 A 3/1994	Dhong et al. Yamamura	Gasbarro, et al., "Techniques for Characterizing DRAMS With a 500 MHz Interface," International Test Conference,
5,274,586 A 12/1993 5,280,452 A 1/1994 5,295,164 A 3/1994 5,305,259 A 4/1994	Dhong et al. Yamamura Kim	Gasbarro, et al., "Techniques for Characterizing DRAMS
5,274,586 A 12/1993 5,280,452 A 1/1994 5,295,164 A 3/1994 5,305,259 A 4/1994 5,317,532 A 5/1994	Dhong et al. Yamamura Kim Ochii	Gasbarro, et al., "Techniques for Characterizing DRAMS With a 500 MHz Interface," International Test Conference, Oct. 1994, pp. 516–525.
5,274,586 A 12/1993 5,280,452 A 1/1994 5,295,164 A 3/1994 5,305,259 A 4/1994 5,317,532 A 5/1994 5,369,354 A 11/1994	Dhong et al. Yamamura Kim Ochii Mori	Gasbarro, et al., "Techniques for Characterizing DRAMS With a 500 MHz Interface," International Test Conference,
5,274,586 A 12/1993 5,280,452 A 1/1994 5,295,164 A 3/1994 5,305,259 A 4/1994 5,317,532 A 5/1994 5,369,354 A 11/1994 5,371,764 A 12/1994	Dhong et al. Yamamura Kim Ochii	Gasbarro, et al., "Techniques for Characterizing DRAMS With a 500 MHz Interface," International Test Conference, Oct. 1994, pp. 516–525. Gasbarro, "Testing High Speed DRAMS," International Test Conference, Oct. 1994, p. 361.
5,274,586 A 12/1993 5,280,452 A 1/1994 5,295,164 A 3/1994 5,305,259 A 4/1994 5,317,532 A 5/1994 5,369,354 A 11/1994 5,371,764 A 12/1994 5,384,735 A 1/1995	Dhong et al. Yamamura Kim Ochii Mori Gillingham et al.	Gasbarro, et al., "Techniques for Characterizing DRAMS With a 500 MHz Interface," International Test Conference, Oct. 1994, pp. 516–525. Gasbarro, "Testing High Speed DRAMS," International Test
5,274,586 A 12/1993 5,280,452 A 1/1994 5,295,164 A 3/1994 5,305,259 A 4/1994 5,317,532 A 5/1994 5,369,354 A 11/1994 5,371,764 A 12/1994 5,384,735 A 1/1995 5,396,465 A 3/1995 5,402,378 A 3/1995	Dhong et al. Yamamura Kim Ochii Mori Gillingham et al. Park et al. Oh et al. Min et al.	Gasbarro, et al., "Techniques for Characterizing DRAMS With a 500 MHz Interface," International Test Conference, Oct. 1994, pp. 516–525. Gasbarro, "Testing High Speed DRAMS," International Test Conference, Oct. 1994, p. 361. Gillingham, Peter, et al., "High–Speed, High–Reliability
5,274,586 A 12/1993 5,280,452 A 1/1994 5,295,164 A 3/1994 5,305,259 A 4/1994 5,317,532 A 5/1994 5,369,354 A 11/1994 5,371,764 A 12/1994 5,384,735 A 1/1995 5,396,465 A 3/1995 5,402,378 A 3/1995 5,412,615 A 5/1995	Dhong et al. Yamamura Kim Ochii Mori Gillingham et al. Park et al. Oh et al. Min et al. Noro et al.	Gasbarro, et al., "Techniques for Characterizing DRAMS With a 500 MHz Interface," International Test Conference, Oct. 1994, pp. 516–525. Gasbarro, "Testing High Speed DRAMS," International Test Conference, Oct. 1994, p. 361. Gillingham, Peter, et al., "High–Speed, High–Reliability Circuit Design for Megabit DRAM," <i>IEEE Journal of Solid–State Circuits</i> , vol. 26, No. 8, Aug, 1991, pp. 1171–1175.
5,274,586 A 12/1993 5,280,452 A 1/1994 5,295,164 A 3/1994 5,305,259 A 4/1994 5,317,532 A 5/1994 5,369,354 A 11/1994 5,371,764 A 12/1994 5,384,735 A 1/1995 5,396,465 A 3/1995 5,402,378 A 3/1995 5,412,615 A 5/1995 5,414,381 A 5/1995	Dhong et al. Yamamura Kim Ochii Mori Gillingham et al. Park et al. Oh et al. Min et al. Noro et al. Nelson et al.	Gasbarro, et al., "Techniques for Characterizing DRAMS With a 500 MHz Interface," International Test Conference, Oct. 1994, pp. 516–525. Gasbarro, "Testing High Speed DRAMS," International Test Conference, Oct. 1994, p. 361. Gillingham, Peter, et al., "High–Speed, High–Reliability Circuit Design for Megabit DRAM," <i>IEEE Journal of Solid–State Circuits</i> , vol. 26, No. 8, Aug, 1991, pp. 1171–1175. Horowitz, Mark, "Clocking Strategies in High Performance
5,274,586 A 12/1993 5,280,452 A 1/1994 5,295,164 A 3/1994 5,305,259 A 4/1994 5,317,532 A 5/1994 5,369,354 A 11/1994 5,371,764 A 12/1994 5,384,735 A 1/1995 5,396,465 A 3/1995 5,402,378 A 3/1995 5,412,615 A 5/1995 5,414,381 A 5/1995 5,432,823 A 7/1995	Dhong et al. Yamamura Kim Ochii Mori Gillingham et al. Park et al. Oh et al. Min et al. Noro et al. Nelson et al. Gasbarro et al.	Gasbarro, et al., "Techniques for Characterizing DRAMS With a 500 MHz Interface," International Test Conference, Oct. 1994, pp. 516–525. Gasbarro, "Testing High Speed DRAMS," International Test Conference, Oct. 1994, p. 361. Gillingham, Peter, et al., "High–Speed, High–Reliability Circuit Design for Megabit DRAM," <i>IEEE Journal of Solid–State Circuits</i> , vol. 26, No. 8, Aug, 1991, pp. 1171–1175.
5,274,586 A 12/1993 5,280,452 A 1/1994 5,295,164 A 3/1994 5,305,259 A 4/1994 5,317,532 A 5/1994 5,369,354 A 11/1994 5,371,764 A 12/1994 5,384,735 A 1/1995 5,396,465 A 3/1995 5,402,378 A 3/1995 5,412,615 A 5/1995 5,414,381 A 5/1995 5,432,823 A 7/1995 5,436,552 A 7/1995	Dhong et al. Yamamura Kim Ochii Mori Gillingham et al. Park et al. Oh et al. Min et al. Noro et al. Nelson et al. Gasbarro et al. Kajimoto	Gasbarro, et al., "Techniques for Characterizing DRAMS With a 500 MHz Interface," International Test Conference, Oct. 1994, pp. 516–525. Gasbarro, "Testing High Speed DRAMS," International Test Conference, Oct. 1994, p. 361. Gillingham, Peter, et al., "High–Speed, High–Reliability Circuit Design for Megabit DRAM," <i>IEEE Journal of Solid–State Circuits</i> , vol. 26, No. 8, Aug, 1991, pp. 1171–1175. Horowitz, Mark, "Clocking Strategies in High Performance Processors," 1992 Symposium on VLSI Circuits Digest of Technical Papers, pp. 50–53.
5,274,586 A 12/1993 5,280,452 A 1/1994 5,295,164 A 3/1994 5,305,259 A 4/1994 5,317,532 A 5/1994 5,369,354 A 11/1994 5,371,764 A 12/1994 5,384,735 A 1/1995 5,396,465 A 3/1995 5,402,378 A 3/1995 5,412,615 A 5/1995 5,414,381 A 5/1995 5,432,823 A 7/1995 5,436,552 A 7/1995 5,444,203 A 8/1995	Dhong et al. Yamamura Kim Ochii Mori Gillingham et al. Park et al. Oh et al. Min et al. Noro et al. Nelson et al. Gasbarro et al.	Gasbarro, et al., "Techniques for Characterizing DRAMS With a 500 MHz Interface," International Test Conference, Oct. 1994, pp. 516–525. Gasbarro, "Testing High Speed DRAMS," International Test Conference, Oct. 1994, p. 361. Gillingham, Peter, et al., "High–Speed, High–Reliability Circuit Design for Megabit DRAM," <i>IEEE Journal of Solid–State Circuits</i> , vol. 26, No. 8, Aug, 1991, pp. 1171–1175. Horowitz, Mark, "Clocking Strategies in High Performance Processors," <i>1992 Symposium on VLSI Circuits Digest of Technical Papers</i> , pp. 50–53. Horowitz, M., et al., "PLL Design for a 500 MB/s Interface,"
5,274,586 A 12/1993 5,280,452 A 1/1994 5,295,164 A 3/1994 5,305,259 A 4/1994 5,317,532 A 5/1994 5,369,354 A 11/1994 5,371,764 A 12/1994 5,384,735 A 1/1995 5,396,465 A 3/1995 5,402,378 A 3/1995 5,412,615 A 5/1995 5,414,381 A 5/1995 5,432,823 A 7/1995 5,436,552 A 7/1995 5,444,203 A 8/1995 5,444,662 A * 8/1995	Dhong et al. Yamamura Kim Ochii Mori Gillingham et al. Park et al. Oh et al. Min et al. Noro et al. Nelson et al. Gasbarro et al. Kajimoto Gunnarsson	Gasbarro, et al., "Techniques for Characterizing DRAMS With a 500 MHz Interface," International Test Conference, Oct. 1994, pp. 516–525. Gasbarro, "Testing High Speed DRAMS," International Test Conference, Oct. 1994, p. 361. Gillingham, Peter, et al., "High–Speed, High–Reliability Circuit Design for Megabit DRAM," <i>IEEE Journal of Solid–State Circuits</i> , vol. 26, No. 8, Aug, 1991, pp. 1171–1175. Horowitz, Mark, "Clocking Strategies in High Performance Processors," 1992 Symposium on VLSI Circuits Digest of Technical Papers, pp. 50–53. Horowitz, M., et al., "PLL Design for a 500 MB/s Interface," ISSCC Digest of Technical Papers (Feb. 1993).
5,274,586 A 12/1993 5,280,452 A 1/1994 5,295,164 A 3/1994 5,305,259 A 4/1994 5,317,532 A 5/1994 5,369,354 A 11/1994 5,371,764 A 12/1994 5,384,735 A 1/1995 5,396,465 A 3/1995 5,402,378 A 3/1995 5,412,615 A 5/1995 5,414,381 A 5/1995 5,432,823 A 7/1995 5,436,552 A 7/1995 5,436,552 A 7/1995 5,444,203 A 8/1995 5,444,662 A * 8/1995 5,459,684 A 10/1995 5,463,337 A 10/1995	Dhong et al. Yamamura Kim Ochii Mori Gillingham et al. Park et al. Oh et al. Min et al. Noro et al. Nelson et al. Gasbarro et al. Kajimoto Gunnarsson Tanaka et al	Gasbarro, et al., "Techniques for Characterizing DRAMS With a 500 MHz Interface," International Test Conference, Oct. 1994, pp. 516–525. Gasbarro, "Testing High Speed DRAMS," International Test Conference, Oct. 1994, p. 361. Gillingham, Peter, et al., "High–Speed, High–Reliability Circuit Design for Megabit DRAM," <i>IEEE Journal of Solid–State Circuits</i> , vol. 26, No. 8, Aug, 1991, pp. 1171–1175. Horowitz, Mark, "Clocking Strategies in High Performance Processors," 1992 Symposium on VLSI Circuits Digest of Technical Papers, pp. 50–53. Horowitz, M., et al., "PLL Design for a 500 MB/s Interface," ISSCC Digest of Technical Papers (Feb. 1993). Johnson, et al., "A Variable Delay Line PLL for CPU–Co-
5,274,586 A 12/1993 5,280,452 A 1/1994 5,295,164 A 3/1994 5,305,259 A 4/1994 5,317,532 A 5/1994 5,369,354 A 11/1994 5,371,764 A 12/1994 5,384,735 A 1/1995 5,396,465 A 3/1995 5,402,378 A 3/1995 5,412,615 A 5/1995 5,414,381 A 5/1995 5,432,823 A 7/1995 5,436,552 A 7/1995 5,436,552 A 7/1995 5,444,203 A 8/1995 5,444,662 A * 8/1995 5,459,684 A 10/1995 5,463,337 A 10/1995 5,500,824 A 3/1996	Dhong et al. Yamamura Kim Ochii Mori Gillingham et al. Park et al. Oh et al. Min et al. Noro et al. Nelson et al. Gasbarro et al. Kajimoto Gunnarsson Tanaka et al 365/203 Nakamura et al. Leonowich Fink	Gasbarro, et al., "Techniques for Characterizing DRAMS With a 500 MHz Interface," International Test Conference, Oct. 1994, pp. 516–525. Gasbarro, "Testing High Speed DRAMS," International Test Conference, Oct. 1994, p. 361. Gillingham, Peter, et al., "High–Speed, High–Reliability Circuit Design for Megabit DRAM," <i>IEEE Journal of Solid–State Circuits</i> , vol. 26, No. 8, Aug, 1991, pp. 1171–1175. Horowitz, Mark, "Clocking Strategies in High Performance Processors," <i>1992 Symposium on VLSI Circuits Digest of Technical Papers</i> , pp. 50–53. Horowitz, M., et al., "PLL Design for a 500 MB/s Interface," ISSCC Digest of Technical Papers (Feb. 1993). Johnson, et al., "A Variable Delay Line PLL for CPU–Coprocessor Synchronization," <i>IEEE Journal of Solid–State</i>
5,274,586 A 12/1993 5,280,452 A 1/1994 5,295,164 A 3/1994 5,305,259 A 4/1994 5,317,532 A 5/1994 5,369,354 A 11/1994 5,371,764 A 12/1994 5,384,735 A 1/1995 5,396,465 A 3/1995 5,402,378 A 3/1995 5,412,615 A 5/1995 5,414,381 A 5/1995 5,432,823 A 7/1995 5,436,552 A 7/1995 5,444,203 A 8/1995 5,444,662 A * 8/1995 5,459,684 A 10/1995 5,463,337 A 10/1995 5,500,824 A 3/1996 5,532,578 A 7/1996	Dhong et al. Yamamura Kim Ochii Mori Gillingham et al. Park et al. Oh et al. Min et al. Noro et al. Nelson et al. Gasbarro et al. Kajimoto Gunnarsson Tanaka et al	Gasbarro, et al., "Techniques for Characterizing DRAMS With a 500 MHz Interface," International Test Conference, Oct. 1994, pp. 516–525. Gasbarro, "Testing High Speed DRAMS," International Test Conference, Oct. 1994, p. 361. Gillingham, Peter, et al., "High–Speed, High–Reliability Circuit Design for Megabit DRAM," <i>IEEE Journal of Solid–State Circuits</i> , vol. 26, No. 8, Aug, 1991, pp. 1171–1175. Horowitz, Mark, "Clocking Strategies in High Performance Processors," 1992 Symposium on VLSI Circuits Digest of Technical Papers, pp. 50–53. Horowitz, M., et al., "PLL Design for a 500 MB/s Interface," ISSCC Digest of Technical Papers (Feb. 1993). Johnson, et al., "A Variable Delay Line PLL for CPU–Coprocessor Synchronization," <i>IEEE Journal of Solid–State Circuits</i> , vol. 23, No. 5, Oct., 1988, pp. 1218–1223.
5,274,586 A 12/1993 5,280,452 A 1/1994 5,295,164 A 3/1994 5,305,259 A 4/1994 5,317,532 A 5/1994 5,369,354 A 11/1994 5,371,764 A 12/1994 5,384,735 A 1/1995 5,402,378 A 3/1995 5,412,615 A 5/1995 5,412,615 A 5/1995 5,414,381 A 5/1995 5,432,823 A 7/1995 5,436,552 A 7/1995 5,444,203 A 8/1995 5,444,662 A * 8/1995 5,459,684 A 10/1995 5,463,337 A 10/1995 5,500,824 A 3/1996 5,532,578 A 7/1996 5,534,817 A 7/1996	Dhong et al. Yamamura Kim Ochii Mori Gillingham et al. Park et al. Oh et al. Min et al. Noro et al. Nelson et al. Gasbarro et al. Kajimoto Gunnarsson Tanaka et al. Leonowich Fink Lee Suzuki et al.	Gasbarro, et al., "Techniques for Characterizing DRAMS With a 500 MHz Interface," International Test Conference, Oct. 1994, pp. 516–525. Gasbarro, "Testing High Speed DRAMS," International Test Conference, Oct. 1994, p. 361. Gillingham, Peter, et al., "High–Speed, High–Reliability Circuit Design for Megabit DRAM," <i>IEEE Journal of Solid–State Circuits</i> , vol. 26, No. 8, Aug, 1991, pp. 1171–1175. Horowitz, Mark, "Clocking Strategies in High Performance Processors," <i>1992 Symposium on VLSI Circuits Digest of Technical Papers</i> , pp. 50–53. Horowitz, M., et al., "PLL Design for a 500 MB/s Interface," ISSCC Digest of Technical Papers (Feb. 1993). Johnson, et al., "A Variable Delay Line PLL for CPU–Coprocessor Synchronization," <i>IEEE Journal of Solid–State Circuits</i> , vol. 23, No. 5, Oct., 1988, pp. 1218–1223. Kim, S., et al., "A Pseudo–Synchronous Skew–Insensitive
5,274,586 A 12/1993 5,280,452 A 1/1994 5,295,164 A 3/1994 5,305,259 A 4/1994 5,317,532 A 5/1994 5,369,354 A 11/1994 5,371,764 A 12/1994 5,384,735 A 1/1995 5,396,465 A 3/1995 5,402,378 A 3/1995 5,412,615 A 5/1995 5,414,381 A 5/1995 5,432,823 A 7/1995 5,436,552 A 7/1995 5,444,203 A 8/1995 5,444,662 A * 8/1995 5,459,684 A 10/1995 5,463,337 A 10/1995 5,500,824 A 3/1996 5,532,578 A 7/1996 5,534,817 A 7/1996 5,534,817 A 7/1996	Dhong et al. Yamamura Kim Ochii Mori Gillingham et al. Park et al. Oh et al. Min et al. Noro et al. Nelson et al. Gasbarro et al. Kajimoto Gunnarsson Tanaka et al	Gasbarro, et al., "Techniques for Characterizing DRAMS With a 500 MHz Interface," International Test Conference, Oct. 1994, pp. 516–525. Gasbarro, "Testing High Speed DRAMS," International Test Conference, Oct. 1994, p. 361. Gillingham, Peter, et al., "High–Speed, High–Reliability Circuit Design for Megabit DRAM," <i>IEEE Journal of Solid–State Circuits</i> , vol. 26, No. 8, Aug, 1991, pp. 1171–1175. Horowitz, Mark, "Clocking Strategies in High Performance Processors," <i>1992 Symposium on VLSI Circuits Digest of Technical Papers</i> , pp. 50–53. Horowitz, M., et al., "PLL Design for a 500 MB/s Interface," ISSCC Digest of Technical Papers (Feb. 1993). Johnson, et al., "A Variable Delay Line PLL for CPU–Coprocessor Synchronization," <i>IEEE Journal of Solid–State Circuits</i> , vol. 23, No. 5, Oct., 1988, pp. 1218–1223. Kim, S., et al., "A Pseudo–Synchronous Skew–Insensitive I/O Scheme for High Bandwidth Memories," <i>1994 Sympo-</i>
5,274,586 A 12/1993 5,280,452 A 1/1994 5,295,164 A 3/1994 5,305,259 A 4/1994 5,317,532 A 5/1994 5,369,354 A 11/1994 5,371,764 A 12/1994 5,384,735 A 1/1995 5,396,465 A 3/1995 5,402,378 A 3/1995 5,412,615 A 5/1995 5,412,615 A 5/1995 5,432,823 A 7/1995 5,436,552 A 7/1995 5,436,552 A 7/1995 5,444,203 A 8/1995 5,444,662 A * 8/1995 5,459,684 A 10/1995 5,463,337 A 10/1995 5,500,824 A 3/1996 5,532,578 A 7/1996 5,532,578 A 7/1996 5,532,578 A 7/1996 5,532,578 A 7/1996 5,532,578 A 7/1996 5,534,817 A 7/1996 5,602,771 A 2/1997 5,610,543 A 3/1997	Dhong et al. Yamamura Kim Ochii Mori Gillingham et al. Park et al. Oh et al. Min et al. Noro et al. Nelson et al. Gasbarro et al. Kajimoto Gunnarsson Tanaka et al. Leonowich Fink Lee Suzuki et al. Kajigaya et al.	Gasbarro, et al., "Techniques for Characterizing DRAMS With a 500 MHz Interface," International Test Conference, Oct. 1994, pp. 516–525. Gasbarro, "Testing High Speed DRAMS," International Test Conference, Oct. 1994, p. 361. Gillingham, Peter, et al., "High–Speed, High–Reliability Circuit Design for Megabit DRAM," <i>IEEE Journal of Solid–State Circuits</i> , vol. 26, No. 8, Aug, 1991, pp. 1171–1175. Horowitz, Mark, "Clocking Strategies in High Performance Processors," <i>1992 Symposium on VLSI Circuits Digest of Technical Papers</i> , pp. 50–53. Horowitz, M., et al., "PLL Design for a 500 MB/s Interface," ISSCC Digest of Technical Papers (Feb. 1993). Johnson, et al., "A Variable Delay Line PLL for CPU–Coprocessor Synchronization," <i>IEEE Journal of Solid–State Circuits</i> , vol. 23, No. 5, Oct., 1988, pp. 1218–1223. Kim, S., et al., "A Pseudo–Synchronous Skew–Insensitive
5,274,586 A 12/1993 5,280,452 A 1/1994 5,295,164 A 3/1994 5,305,259 A 4/1994 5,317,532 A 5/1994 5,369,354 A 11/1994 5,371,764 A 12/1994 5,384,735 A 1/1995 5,402,378 A 3/1995 5,412,615 A 5/1995 5,414,381 A 5/1995 5,432,823 A 7/1995 5,436,552 A 7/1995 5,444,203 A 8/1995 5,444,662 A * 8/1995 5,459,684 A 10/1995 5,463,337 A 10/1995 5,463,337 A 10/1995 5,500,824 A 3/1996 5,532,578 A 7/1996 5,532,578 A 7/1996 5,534,817 A 7/1996 5,602,771 A 2/1997 5,610,543 A 3/1997 5,610,550 A 3/1997 5,657,481 A 8/1997	Dhong et al. Yamamura Kim Ochii Mori Gillingham et al. Park et al. Oh et al. Min et al. Noro et al. Nelson et al. Gasbarro et al. Kajimoto Gunnarsson Tanaka et al. Leonowich Fink Lee Suzuki et al. Kajigaya et al. Chang et al. Furutani Farmwald et al.	Gasbarro, et al., "Techniques for Characterizing DRAMS With a 500 MHz Interface," International Test Conference, Oct. 1994, pp. 516–525. Gasbarro, "Testing High Speed DRAMS," International Test Conference, Oct. 1994, p. 361. Gillingham, Peter, et al., "High–Speed, High–Reliability Circuit Design for Megabit DRAM," <i>IEEE Journal of Solid–State Circuits</i> , vol. 26, No. 8, Aug, 1991, pp. 1171–1175. Horowitz, Mark, "Clocking Strategies in High Performance Processors," <i>1992 Symposium on VLSI Circuits Digest of Technical Papers</i> , pp. 50–53. Horowitz, M., et al., "PLL Design for a 500 MB/s Interface," ISSCC Digest of Technical Papers (Feb. 1993). Johnson, et al., "A Variable Delay Line PLL for CPU–Coprocessor Synchronization," <i>IEEE Journal of Solid–State Circuits</i> , vol. 23, No. 5, Oct., 1988, pp. 1218–1223. Kim, S., et al., "A Pseudo–Synchronous Skew–Insensitive I/O Scheme for High Bandwidth Memories," <i>1994 Symposium on VLSI Circuits Digest of Technical Papers</i> , pp. 41–42.
5,274,586 A 12/1993 5,280,452 A 1/1994 5,295,164 A 3/1994 5,305,259 A 4/1994 5,317,532 A 5/1994 5,369,354 A 11/1994 5,371,764 A 12/1994 5,384,735 A 1/1995 5,402,378 A 3/1995 5,412,615 A 5/1995 5,414,381 A 5/1995 5,432,823 A 7/1995 5,436,552 A 7/1995 5,444,203 A 8/1995 5,444,662 A * 8/1995 5,463,337 A 10/1995 5,463,337 A 10/1995 5,500,824 A 3/1996 5,532,578 A 7/1996 5,532,578 A 7/1996 5,534,817 A 7/1996 5,602,771 A 2/1997 5,610,543 A 3/1997 5,610,550 A 3/1997 5,657,481 A 8/1997 5,673,219 A * 9/1997	Dhong et al. Yamamura Kim Ochii Mori Gillingham et al. Park et al. Oh et al. Min et al. Noro et al. Nelson et al. Gasbarro et al. Kajimoto Gunnarsson Tanaka et al. Leonowich Fink Lee Suzuki et al. Kajigaya et al. Chang et al. Furutani Farmwald et al. Hashimoto	Gasbarro, et al., "Techniques for Characterizing DRAMS With a 500 MHz Interface," International Test Conference, Oct. 1994, pp. 516–525. Gasbarro, "Testing High Speed DRAMS," International Test Conference, Oct. 1994, p. 361. Gillingham, Peter, et al., "High–Speed, High–Reliability Circuit Design for Megabit DRAM," <i>IEEE Journal of Solid–State Circuits</i> , vol. 26, No. 8, Aug, 1991, pp. 1171–1175. Horowitz, Mark, "Clocking Strategies in High Performance Processors," <i>1992 Symposium on VLSI Circuits Digest of Technical Papers</i> , pp. 50–53. Horowitz, M., et al., "PLL Design for a 500 MB/s Interface," ISSCC Digest of Technical Papers (Feb. 1993). Johnson, et al., "A Variable Delay Line PLL for CPU–Coprocessor Synchronization," <i>IEEE Journal of Solid–State Circuits</i> , vol. 23, No. 5, Oct., 1988, pp. 1218–1223. Kim, S., et al., "A Pseudo–Synchronous Skew–Insensitive I/O Scheme for High Bandwidth Memories," <i>1994 Symposium on VLSI Circuits Digest of Technical Papers</i> , pp. 41–42. Menasce, V., et al., "A Fully Digital Phase Locked Loop,"
5,274,586 A 12/1993 5,280,452 A 1/1994 5,295,164 A 3/1994 5,305,259 A 4/1994 5,317,532 A 5/1994 5,369,354 A 11/1994 5,371,764 A 12/1994 5,384,735 A 1/1995 5,396,465 A 3/1995 5,402,378 A 3/1995 5,412,615 A 5/1995 5,412,615 A 5/1995 5,432,823 A 7/1995 5,434,203 A 8/1995 5,444,203 A 8/1995 5,459,684 A 10/1995 5,459,684 A 10/1995 5,459,684 A 10/1995 5,459,684 A 10/1995 5,500,824 A 3/1996 5,532,578 A 7/1996 5,532,578 A 7/1996 5,534,817 A 7/1996 5,602,771 A 2/1997 5,610,543 A 3/1997 5,610,550 A 3/1997 5,673,219 A * 9/1997 5,673,232 A 9/1997	Dhong et al. Yamamura Kim Ochii Mori Gillingham et al. Park et al. Oh et al. Min et al. Noro et al. Nelson et al. Gasbarro et al. Kajimoto Gunnarsson Tanaka et al. Leonowich Fink Lee Suzuki et al. Kajigaya et al. Chang et al. Furutani Farmwald et al. Hashimoto	Gasbarro, et al., "Techniques for Characterizing DRAMS With a 500 MHz Interface," International Test Conference, Oct. 1994, pp. 516–525. Gasbarro, "Testing High Speed DRAMS," International Test Conference, Oct. 1994, p. 361. Gillingham, Peter, et al., "High–Speed, High–Reliability Circuit Design for Megabit DRAM," <i>IEEE Journal of Solid–State Circuits</i> , vol. 26, No. 8, Aug, 1991, pp. 1171–1175. Horowitz, Mark, "Clocking Strategies in High Performance Processors," 1992 Symposium on VLSI Circuits Digest of Technical Papers, pp. 50–53. Horowitz, M., et al., "PLL Design for a 500 MB/s Interface," ISSCC Digest of Technical Papers (Feb. 1993). Johnson, et al., "A Variable Delay Line PLL for CPU–Coprocessor Synchronization," <i>IEEE Journal of Solid–State Circuits</i> , vol. 23, No. 5, Oct., 1988, pp. 1218–1223. Kim, S., et al., "A Pseudo–Synchronous Skew–Insensitive I/O Scheme for High Bandwidth Memories," 1994 Symposium on VLSI Circuits Digest of Technical Papers, pp. 41–42. Menasce, V., et al., "A Fully Digital Phase Locked Loop," Canadian Conference on VLSI, Oct. 1990, pp. 9.4.1–9.4.8.
5,274,586 A 12/1993 5,280,452 A 1/1994 5,295,164 A 3/1994 5,305,259 A 4/1994 5,317,532 A 5/1994 5,369,354 A 11/1994 5,371,764 A 12/1994 5,384,735 A 1/1995 5,396,465 A 3/1995 5,402,378 A 3/1995 5,412,615 A 5/1995 5,412,615 A 5/1995 5,432,823 A 7/1995 5,434,203 A 8/1995 5,444,203 A 8/1995 5,459,684 A 10/1995 5,459,684 A 10/1995 5,459,684 A 10/1995 5,459,684 A 10/1995 5,500,824 A 3/1996 5,532,578 A 7/1996 5,532,578 A 7/1996 5,534,817 A 7/1996 5,602,771 A 2/1997 5,610,543 A 3/1997 5,610,550 A 3/1997 5,673,219 A * 9/1997 5,673,232 A 9/1997	Dhong et al. Yamamura Kim Ochii Mori Gillingham et al. Park et al. Oh et al. Min et al. Noro et al. Nelson et al. Gasbarro et al. Kajimoto Gunnarsson Tanaka et al. Leonowich Fink Lee Suzuki et al. Kajigaya et al. Chang et al. Furutani Farmwald et al. Hashimoto	Gasbarro, et al., "Techniques for Characterizing DRAMS With a 500 MHz Interface," International Test Conference, Oct. 1994, pp. 516–525. Gasbarro, "Testing High Speed DRAMS," International Test Conference, Oct. 1994, p. 361. Gillingham, Peter, et al., "High–Speed, High–Reliability Circuit Design for Megabit DRAM," <i>IEEE Journal of Solid–State Circuits</i> , vol. 26, No. 8, Aug, 1991, pp. 1171–1175. Horowitz, Mark, "Clocking Strategies in High Performance Processors," <i>1992 Symposium on VLSI Circuits Digest of Technical Papers</i> , pp. 50–53. Horowitz, M., et al., "PLL Design for a 500 MB/s Interface," ISSCC Digest of Technical Papers (Feb. 1993). Johnson, et al., "A Variable Delay Line PLL for CPU–Coprocessor Synchronization," <i>IEEE Journal of Solid–State Circuits</i> , vol. 23, No. 5, Oct., 1988, pp. 1218–1223. Kim, S., et al., "A Pseudo–Synchronous Skew–Insensitive I/O Scheme for High Bandwidth Memories," <i>1994 Symposium on VLSI Circuits Digest of Technical Papers</i> , pp. 41–42. Menasce, V., et al., "A Fully Digital Phase Locked Loop,"

Patent Application for Delay Locked Loop (DLL) Implementation in a Synchronous Dynamic Random Access Memory, Sep. 29, 1994 (MTI0000118755–118768).

Przybylski, Steven, New DRAM Technologies, A Comprehensive Analysis of the New Architectures, MicroDesign Resources, Sebastopol, CA, (1994).

Rambus document RM 2744932–33, details Rambus making certain technical information publicly available on the internet in Nov. 1993.

Rambus Product Catalog, by Rambus, Inc., 1993.

RDRAM Reference Manual, by Rambus, Inc., 1993.

Schanke, Morten, "Proposal for Clock Distribution in SCI," May 5, 1989.

Sidiropoulos, Stefanos, et al., "A CMOS 500 Mbps/pin synchronous point to point link interference," 1994 Symposium on VLSI Circuits, Digest of Technical Papers, pp. 43–44.

Wagner, Kenneth, et al., "Testable Programmable Digital Clock Pulse Control Elements," *International Test Conference 1993*, pp. 902–909.

Waizman, Alex, "A Delay Line Loop for Frequency Synthesis of De–Skewed Clock," *1994 IEEE Solid State Circuits Conference*, pp. 298–299.

Deposition of Thomas Vogelsang, dated Jun. 4, 2004.

Mosaid's Complaint for Patent Infringement and Jury Demand, filed Apr. 6, 2005, *Mosaid Technologies, Inc.* v. *Infineon North America Corp.*, et al, Civil Action No. 05–00120 (E. D. TX).

Defendant's [Infineous'] Answer and Counterclaims, filed Jun. 15, 2005, *Mosaid Technologies, Inc.* v. *Infineon North America Corp.*, et al, Civil Action No. 05–00120 (E. D. TX). Mosaid's Reply to Infineon's Counterclaims, filed Jun. 29, 2005, *Mosaid Technologies, Inc.* v. *Infineon North America Corp.*, et al, Civil Action No. 05–00120 (E. D. TX).

Infineon's Preliminary Invalidity Contentions Pursuant to Local Patent Rule 3–3, filed Jan. 31, 2006, *Mosaid Technologies, Inc.* v. *Infineon North America Corp.*, et al, Civil Action No. 05–00120 (E. D. TX).

Infineon's Amended Preliminary Invalidity Contentions Pursiunt to Local Patent Rule 3.3, served Feb. 7, 2006, *Mosaid Technologies, Inc.* v. *Infineon North America Corp., et al,* Civil Action No. 05–00120 (E. D. TX).

[Mosaid's] First Amended Complaint for Patent Infringement and Jury Demand, filed Mar. 30, 2006, *Mosaid Technologies, Inc.* v. *Infineon North America Corp.*, et al., Civil Action No. 05–00120 (E. D. TX).

[Mosaid's] Second Amended Complaint for Patent Infringement, filed Apr. 20, 2006, *Mosaid Technologies, Inc.* v. *Infineon North America Corp.*, et al, Civil Action No. 05–00120 (E. D. TX).

[Infineon's] Answer and Counterclaims to Second Amended Complaint, filed May 4, 2006, *Mosaid Technologies, Inc.* v. *Infineon North America Corp., et al.* Civil Action No. 05–00120 (E. D. TX).

Micron's Complaint for Declaratory Judgment, filed Jul. 24, 2006, *Micron Technologies, Inc.* v. *Mosaid Technologies, Incorporated*, Civil Action No. 06–04496 (N.D.CA).

Order Granting Mosaid's Motion to Dismiss for Lack of Subject Matter Jurisdiction, entered Oct. 23, 2006, *Micron Technology, Inc.* v. *Mosaid Technologies, Incorporated*, Civil Action No. 06–04496 (N.D.CA).

Rainer, Kraus, "A Sense–Signal Doubling Circuit for DRAMs," International Solid–Circuits Conference, pp. 16–17 and 318 (Feb. 25, 1987).

Neal, Joseph, et al., "A 1Mb CMOS DRAM with Designfor–Test Functions," International Solid–Circuits Conference, pp. 264–265 and 367 (Feb. 21, 1986).

Mosaid, Inc., "An Analysis of the TMS4C1024 1Mx1 CMOS DRAM," Jun. 1988, 8 pages.

Mosaid Design, "An Analysis of the Hitachi HM511000 1Mx1 CMOS DRAMs," Mar. 1988, 4 pages.

"Mostek MK4116 16k DRAM," Dec. 1976, 6 pages.

Mosaid Technologies Incorporated Report, "Oki MSM3764AS 64k DRAM," Oct. 1983, 10 pages.

Mosaid Technologies Incorporated Report, An Analysis of the Intel i2118 16k DRAM, Oct. 1980, 4 pages.

Mosaid Technologies Incorporated Report, "An Analysis of the Fujitsu MB8264 64K DRAM," Jun. 1982, 7 pages.

Mosaid Technologies Incorporated Report, "Bell Labs 64k Dynamic RAM," Mar. 1983, 5 pages.

Mosaid Technologies Incorporated Report, "An Analysis of the Mitsubishi M5K4164 64K DRAM," Jul. 1981, 9 pages.

Mosaid Technologies Incorporated Report, "A Design Analysis of the MCM664," Aug. 1980, 7 pages.

Mosaid Technologies Incorporated Report, "A Design Analysis of the TMS4164," Mar. 1980, 8 pages.

Mosaid Technologies Incorporated Report, An Analysis of the NEC µPD41256 256k DRAM, Mar. 1986, 5 pages.

Mosaid Technologies Incorporated Report, "An Analysis of the Intel i2164 64k DRAM," Sep. 1981, 7 pages.

Mosaid Technologies Incorporated Report, "An Analysis of the Intel i51C256 256kx1 CMOS DRAM," Jan. 1986, 14 pages.

Mosaid Technologies Incorporated Report, "An Analysis of the Hitachi HM511000/HM5110001/HM510002 1mx1 CMOS DRAMs," Mar. 1988, 13 pages.

Semiconductor Insights, Inc. Report, "An Analysis of the Toshiba TC514100 4Mx1 CMOS DRAM," Dec. 1990, 23 pages.

McAdams, Hugh, et al. "A 1–Mbit CMOS Dynamic RAM with Design–For Test Functions," *IEEE Journal of Solid–State Circuits*, vol. SC–21, No. 5 (Oct. 1986).

^{*} cited by examiner






FIG. PRIOR ART





1

DYNAMIC RANDOM ACCESS MEMORY USING IMPERFECT ISOLATING TRANSISTORS

Matter enclosed in heavy brackets [] appears in the original patent but forms no part of this reissue specification; matter printed in italics indicates the additions made by reissue.

This application is a continuation application of *Reissue* 10 application Ser. No. 08/853,507, filed May 8, 1997, which is based on original U.S. Pat. No. 5,414,662, issued May 9, 1995, which was a continuation of Ser. No. 07/680,747, filed Apr. 5, 1991, now abandoned.

FIELD OF THE INVENTION

This invention relates to semiconductor dynamic random access memories (DRAMs) and in particular to apparatus and methods for controlling the sensing of bit lines.

BACKGROUND TO THE INVENTION

A DRAM is generally formed of an array of bit storage capacitors which are accessed via word lines and bit lines, the word lines being located in rows and the bit lines being located in columns. The capacitors are coupled via access transistors to the bit lines upon being enabled by the word lines; each capacitor is thus associated with the intersection of a bit line and word line.

In high speed DRAMs, the bit lines are usually provided as a folded bit line (pairs of complementary bit lines), with a sense amplifier connected to both bit lines of a folded bit line. During a read operation the charge stored on a capacitor is dumped on one of the lines of the folded bit line, and the sense amplifier senses the resulting differential in potential between the two lines of a folded bit line, applying full logic voltage levels to the bit lines which both restore the charge on the storage capacitors and apply full logic levels to data buses to which the bit lines are coupled.

Bit lines typically have a capacitance of around 0.2–0.5 pF. During sensing, current being passed through the sense amplifier to provide full logic voltage levels on the bit lines is consumed in charging the capacitance of the bit lines. The bit line voltage differential must exceed a certain noise margin before the levels on the bit lines can be read to the databuses. Clearly the voltage differential on the lines of the bit lines must be above that certain level, which requires a substantial capacitor charging time, which in turn results in a slowed sensing interval.

A technique for attempting to deal with bit line capaci- 50 tance is to insert an isolation device to isolate the sense nodes associated with the sense amplifier from the bit lines during the initial sensing period. In other words, a memory capacitor associated with one of the lines of the bit line is enabled to dump its charge on one bit line, following which 55 both bit lines are completely isolated from the sense amplifier. Since the small amount of capacitance associated with the sense node retains some charge differential, subsequent enabling of the sense amplifier causes it to sense this differential, and to apply the full logic level to the sense 60 nodes for application to the databus. Since the sense nodes are now completely isolated from the bit lines, the bit lines need not be charged up by the power supply associated with the sense amplifier, and the time for charging the bit line capacitances thus is substantially eliminated.

However since the capacitance associated with the sense nodes isolated from the bit lines is so small, only a fraction 2

of the total charge differential is available for sensing. This is dangerous, in the sense that the differential can be marginal, and an erroneous bit sensed. In addition, operation of the isolators introduces an additional step in a memory access sequence, sacrificing memory speed.

It has also been found that the conductive tracks which carry the sense amplifier clock signals must supply considerable current in order to provide, for all sense amplifiers on the chip, full logic levels. That current must not only charge the bit lines and sense nodes, but also the databuses. The conductive tracks across the semiconductor integrated circuit contains resistance, and the heavy clock current passing down the tracks creates a voltage difference. This creates a significant differential in the speed of operation of sense amplifiers close to the sense amplifier clock drivers from those at the far ends of the tracks. Access of data from the memory must be slowed to accommodate the slowest sense amplifier.

SUMMARY OF THE INVENTION

One embodiment of the present invention uses an isolation device as in the prior art described above, but utilizes an imperfect isolation device which can be enabled over an interval and in addition provide a voltage drop. Preferably, the isolation device is a field effect transistor (FET) which has its source drain circuit in series between a sense node and an associated bit line. The gate of each FET is held at a voltage which maintains it imperfectly open, and changes to a level which allows each FET to conduct when the sense amplifier operates (e.g. its gate-source voltage is similar to the logic level supplied by the sense amplifier). The imperfect isolation referred to herein means that the source-drain of the FET is in a high resistance state, but allows some charge leakage through it.

Thus when the memory capacitor dumps its charge on the associated bit line, the charge leaks through the imperfect isolation device to the associated sense node of the sense amplifier. During a first part of the sense cycle the voltage on the gate of each isolating field effect transistor is changed to the logic level which is to be applied to the sense amplifier. Due to the leakage through the imperfect isolating device, charge from the memory capacitor leaks to the sense node.

During a subsequent portion of the sense interval, the sense amplifier is enabled. Due to the charge differential between its sense nodes, the sense amplifier applies full logic voltage level to the sense nodes, which is applied to the databuses. However due to the voltage drop across the isolating FET, there is significantly less current consumed in charging the bit line capacitance. As a result the sense nodes reach full logic levels considerably faster than in the prior art.

Some time after sensing is started, the gate source bias of the isolating FET is increased to allow bit lines to be charged to full logic levels (overcoming the threshold voltage drop in the FET). This allows bit line charging current to be distributed over time.

According to an embodiment of the present invention, a dynamic random access memory (DRAM) is comprised of a plurality of bit storage capacitors, a folded bit line for receiving charge stored on one of the capacitors, having bit line capacitance, a sense amplifier having a pair of sense nodes for sensing a voltage differential across the sense nodes, apparatus connected to the bit line and the sense nodes for imperfectly isolating the sense nodes from the bit line whereby current can leak therethrough, apparatus for enabling the sense amplifier and for disabling the isolating

3

apparatus and thereby removing the isolation between the sense amplifier and the bit line, whereby current passing through the sense amplifier to the sense nodes is enabled to charge the bit line capacitance through the isolating apparatus to predetermined logic voltage level.

In accordance with another embodiment of the invention a dynamic random access memory (DRAM) is comprised of a plurality of bit lines and associated sense amplifiers, the bit lines being arrayed across an integrated circuit chip and the sense amplifiers being disposed in a row, a pair of low resistance power supply conductors extending in parallel with the row for carrying logic high level and logic low level voltages, sense amplifier enabling signal conductors extending across the chip accessible to the sense amplifiers, apparatus for coupling sense inputs of the sense amplifiers to the power supply conductors, and apparatus coupling the sense amplifier enabling signal conductors to the apparatus for coupling sense inputs, for enabling passage of current resulting from the logic high level and low level voltages to the sense amplifiers.

In accordance with another embodiment of the present invention a dynamic random access memory (DRAM) is comprised of a plurality of bit storage capacitors, a folded bit line for receiving charge stored on one of the capacitors having bit line capacitance, a sense amplifier having a pair of 25 sense nodes for sensing a voltage differential across the sense nodes, the sense amplifier having respective sense enable and restore enable inputs for providing full high and full low logic levels respectively to the sense nodes, power supply apparatus for providing full high and full low logic 30 level voltages, a pair of field effect transistors, one having its source-drain circuit connected between the restore enable input and the high logic level power supply voltage and the other having its source-drain circuit connected between the sense enable input and the power supply low-logic level 35 power supply voltage, and apparatus for providing restore and sense signals to gates of the one and other field effect transistors respectively, whereby restore and sense current is supplied to the sense amplifier from the power supply apparatus rather than from the apparatus for providing restore and $_{40}$ sense signals.

In accordance with a further embodiment of the invention, a method of sensing in a folded bit line type of dynamic random access memory (DRAM) having a bit storage capacitor for coupling to the bit line and a sensing amplifier 45 having sense nodes, is comprised of the steps of imperfectly isolating the sense nodes of the sensing amplifier from the bit line using an imperfectly isolating apparatus, coupling the capacitor to the bit line thereby dumping its charge thereon, leaking the charge through the imperfect isolating apparatus to one of the sense nodes thereby causing a voltage differential across the sense nodes, sensing the differential by the sense amplifier, and applying full high and low logic levels respectively to the sense nodes, and, inhibiting isolation of the sense nodes from the bit line, whereby full 55 logic levels are applied to the complementary bit lines.

In accordance with another embodiment of the present invention, in order to make substantially more equal the enabling time of the sense amplifiers closest to their clock driver and those farthest away, the enabling inputs to the sense amplifiers are connected through local pull down field effect transistors to local power supply tracks which have little resistance from one end to the other of the integrated circuit memory. The gates of these pull down transistors are connected to the sense amplifier clock conductive tracks since very little current is required by the gates of those transistors, and very little voltage drop thus occurs between

4

the near and far ends of the integrated circuit. Accordingly enabling of the sense amplifiers is substantially speeded at locations remote from the near end sense amplifiers, and there is substantially reduced differential in enabling speed between the near and far end of the sense amplifiers.

In order to reduce the number of transistors required, groups of sense amplifiers may be coupled to the same pull down transistors.

BRIEF INTRODUCTION TO THE DRAWINGS

A better understanding of the invention will be obtained by reference to the detailed description below, in conjunction with the following drawings, in which:

FIG. 1 is a schematic diagram of a portion of a bit line circuit and sense amplifier in accordance with the prior art,

FIG. 2 is a schematic diagram of a portion of a bit line circuit and sense amplifier in accordance with the present invention, and

FIG. 3 is a waveform diagram used to describe the function of the present invention.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS OF THE INVENTION

Turning first to FIG. 1, a portion of a prior art bit line and sense amplifier circuit is shown. Bit storage capacitors 1A and 1B are coupled through field effect transistors (FETs) 2A and 2B to complementary bit lines BL and/BL of a folded bit line. The gates of transistors 2A and 2B are connected to word lines WL_n and WL_{n+1} in a well known manner.

A sense amplifier 3 is connected to the bit lines also in a well known manner. The bit lines are coupled to databuses DB and /DB via FETs 4A and 4B.

The sense amplifier 3 is formed of a pair of N-channel transistors having their series connected source-drain circuits connected across the bit lines of the folded bit line, their junction being connected to an active low logic level source $/\phi_s$, and a pair of P-channel FETs having their series connected source-drain circuits connected across bit lines BL and /BL, their junction being connected to an active high level source ϕ_R . The gates of the N and P-channel transistors connected to a first bit line are connected together and to the other bit line, and the gates of the transistors connected to the other transistor are connected together and to the first bit line.

In operation a transistor e.g. 2B is enabled from a word line, and the charge, representing a bit, stored on a capacitor e.g. 1B is dumped to the associated bit line /BL. This creates a voltage differential between bit lines BL and /BL which appears across sense nodes SA and SB. When the logic levels $/\phi_s$ and ϕ_R are applied to the sense amplifier 3, the voltage differential causes the circuit to latch, applying the full logic levels of $/\phi_s$ and ϕ_R to the bit lines. This restores the charge on the capacitor 1B to full logic level. Upon enabling of the transistors 4A and 4B by the signal $/\phi_{yi}$, the resulting full logic level on the bit lines is applied to the databuses DB and /DB.

Associated with each bit line is an inherent capacitance 5A and 5B, which results from the length and breadth of the bit line track on the semiconductor and the substrate. Those capacitances 5A and 5B must be charged by the current from the power supply supplying the full logic levels $/\phi_s$ and ϕ_R . This takes a considerable period of time and current requirement

Therefore isolators 6A and 6B have been used to isolate the bit line from the sensing nodes SA and SB associated

5

with the sense amplifier. The isolators are devices which completely isolate the bit lines from the sense nodes.

As noted earlier, while the aforenoted device was successful in isolating the bit lines from the sense nodes, thus eliminating the requirement to charge the bit line capacitances 5A and 5B during the initial part of the sensing interval, the differential between sense nodes was sometimes uncertain and sometimes small, and was affected by noise, or even being below the noise level. Accordingly an incorrect bit value could be sensed.

In addition, since the isolator must be turned on and off, additional steps in the memory access sequence must be performed. Further, the isolator must be inhibited in order to restore the logic level to the memory capacitor and indeed, if an incorrect bit were read, the restored bit value would also be incorrect. Clearly both speed and reliability of the memory were sacrificed.

FIG. 2 illustrates an embodiment of the present invention. An imperfect isolation device **8**A and **8**B, driven from a source ϕ_{In} is connected in series between each bit line and each sense node. In the embodiment shown in FIG. 2 the imperfect isolation devices are N-channel enhancement mode FETs **8**A and **8**B. However alternatively, or in addition, P-channel enhancement mode FETs are connected in series between each bit line and each sense node. The gates of the transistors **9**A and **9**B are connected together to a logic source ϕ_{ID} .

With reference to FIGS. 2 and 3, operation of the device is as follows. At the beginning of an active cycle the voltage ϕ_{IN} is brought from a boosted level, e.g. V_{pp} to a lower level that still allows cell charge to flow to the sense amplifier as noted, e.g. V_{dd} . Then, as described earlier, either transistor 2A or 2B is enabled, causing the charge on either bit storage capacitor 1A or 1B to be dumped on an associated bit line. Charge on the bit line leaks through the high resistance source-drain circuit transistor 8A or 8B (assuming transistors 9A and 9B are not present) to the sense node SA or SB, charging the small capacitance associated therewith.

Subsequently the sense amplifier 3 is enabled by applying 40 high logic level ϕ_s and low logic level $/\phi_R$, as described earlier. The sense amplifier is caused to apply the full logic levels ϕ_s and $/\phi_R$ to the sense nodes SA and SB, latching due to the differential thereacross. However due to the voltage drop between the sources and drains of transistors 8A and 45 8B, bit line capacitances 5A and 5B will only be charged up to a reduced voltage less than full logic level applied to the sense nodes. Since capacitances 5A and 5B are charged a reduced amount, the sensing interval is considerably reduced from the prior art; the sensing is faster because the 50 sense node voltage differential develops faster for the same sense current budget. Data can be read out over the data bus by enabling column access transistors 4A and 4B, as soon as a sufficient potential exists across the sense nodes. Hence memory access time is improved by the isolation devices. 55 While the restore charge on capacitors 1A and 1B is less than full logic level, they can be fully restored after column access.

After the peak current has occurred in the first stage of sensing the ϕ_{IN} level is brought back up to the boosted level $_{60}$ V_{pp} to allow full restore of the bit lines. This causes a second peak in sensing current. Compared to prior art sensing current peaks are lower and are distributed over time.

It was noted earlier that P-channel transistors 9A and 9B could be used in place of transistors 8A and 8B, or in series 65 therewith as shown in the figure. If P-channel transistors are used, their gates should initially be at a ϕ_{IP} level V_{bb} , and are

6

raised to a level V_{ss} during the initial part of sensing when a high impedance isolation device is required.

It had been noted earlier that resistive voltage drops in the conductive tracks in the semiconductor memory from the sense amplifier driver circuits to the far end of the array cause quick sensing at the near end of the array (close to the sense amplifier driver circuits) and slow (retarded) sensing at the far end of the array. Thus memory access must be delayed to accommodate the sensing of the slowest column.

According to another embodiment of the invention, rather than driving the logic $/\phi_s$ and ϕ_R input leads of the sense amplifiers directly from the sense amplifier drivers, local pull down FETs or pull up FETs are used. Indeed, these FETs may be shared among several sense amplifiers in adjacent columns.

As shown in FIG. 2, rather than the sense amplifier being connected to $/\phi_s$ and ϕ_R logic sources, they are connected through the source-drain circuits of FETs 12A and 12B to voltage sources V_{dd} and ground (V_{ss}) respectively. The gates of transistors 12A and 12B are driven from the $/\phi_R$ and ϕ_s logic sources respectively.

The ground and V_{dd} power tracks on an integrated circuit memory normally are of low resistance. Therefore the provision of those sources to the sense amplifiers is through short and low resistance conductors.

However since the $/\phi_R$ and ϕ_s logic signals driving the gates of transistors 12A and 12B require only a small amount of current, there will be a considerably reduced voltage drop in their conductive tracks from one end of the memory to the other. Thus the difference in operation time of the sense amplifiers between the near and far ends is considerably reduced, and can be considerably increased in speed over prior art DRAMs.

The result of the last-described embodiment is increased reliability, since leaky bit lines which have been deprogrammed will not affect sense line current in other bit lines, if local sense clock drivers are shared only among bit lines with the same redundancy address. No additional power supplies are required other than those normally on the chip.

The result of the above embodiments is increase in sensing speed and more uniformity of sensing speed across a large DRAM.

It should be noted that either of the embodiments can be used separately or in conjunction. For example, N-channel bit line isolation devices could be used in conjunction with local sensing amplifier enabling pull downs as described, to control peak V_{dd} current and V_{ss} current respectively.

A person understanding this invention may now conceive of alternative structures and embodiments or variations of the above. All of those which fall within the scope of the claims appended hereto are considered to be part of the present invention.

We claim:

- [1. A dynamic random access memory (DRAM) comprising:
 - (a) a plurality of bit storage capacitors,
 - (b) a folded bit line comprised of a complementary bit line pair for receiving charge stored on one of said capacitors, having bit line capacitance,
 - (c) a sense amplifier having a pair of sense nodes for sensing a voltage differential across said sense nodes,
 - (d) high resistance controllable current leakage imperfect isolating means connecting said bit line to said sense nodes for receiving an enabling voltage for causing current leakage therethrough between said sense nodes and the bit line while maintaining high resistance,

- (e) means for applying said enabling voltage for causing effective current to leak through the imperfect isolating means,
- (f) means for enabling said sense amplifier and establishing full predetermined logic levels across said sense 5 nodes,
- (g) means for disabling said imperfect isolating means and thereby removing isolation between said sense nodes and the bit line,
- whereby current passing through the sense amplifier to said sense nodes is enabled to charge said bit line capacitance through said imperfect isolating means to a predetermined logic voltage level.
- [2. A DRAM as defined in claim 1 in which said imperfect isolating means is a pair of N-channel enhancement mode 15 field effect transistors each having a source-drain circuit in series with a bit line of the bit line pair.
- [3. A DRAM as defined in claim 2 including a voltage source applied to gates of each field effect transistor having an initial voltage level which is higher than said logic voltage level and a following enabling voltage level which is equal to said logic level, and at a later time a disabling voltage equal to the initial voltage level.
- [4. A DRAM as defined in claim 1 in which said isolating means is a pair of P-channel enhancement mode field effect transistors each having a source-drain circuit in series with a bit line of the bit line pair.
- [5. A DRAM as defined in claim 4 including a voltage source applied to gates of each field effect transistor having an initial voltage level which is lower than said logic voltage level and a following enabling voltage level which is equal to said logic level, and at a later time a disabling voltage equal to said initial voltage level.
- [6. A dynamic random access memory (DRAM) as defined in claim 1, further comprising:
 - (a) the sense amplifier having respective sense enable and restore enable inputs for providing full high and full low logic levels respectively to said sense nodes,
 - (b) power supply means for providing full high and full low logic level voltages,
 - (c) a pair of field effect transistors, one being a P-channel enhancement mode type having its source-drain circuit connected between said restore enable input and the high logic level power supply voltage and the other 45 being an N-channel enhancement mode type having its source-drain circuit connected between the sense enable input and the low logic level power supply voltage, and
 - (d) means for providing restore and sense signals to gates 50 of said one and other field effect transistors respectively,
 - whereby restore and sense current is supplied to said sense amplifier from said power supply means rather than from said means for providing restore and sense 55 signals.
- [7. A dynamic random access memory (DRAM) as defined in claim 1 comprising a plurality of bit lines and associated sense amplifiers, the bit lines being arrayed across an integrated circuit chip and the sense amplifiers 60 being disposed in a row, a pair of low-resistance power supply conductors extending in parallel with said row for carrying logic high level and logic low level voltages, sense amplifier enabling signal conductors extending across said chip accessible to said sense amplifiers, means for coupling 65 sense inputs of said sense amplifiers to said power supply conductors, and means coupling said sense amplifier

enabling signal conductors to enabling inputs of said means for coupling sense inputs, for enabling passage of current resulting from said logic high level and low level voltages to said sense amplifiers.

- [8. A DRAM as defined in claim 7 in which said means for coupling sense inputs of said sense amplifiers is comprised of field effect transistors having their gates connected to said sense amplifier enabling signal conductors, said gates forming said enabling inputs.]
- [9. A DRAM as defined in claim 8 in which the sense inputs of groups of said sense amplifiers are connected together to the same field effect transistor drain terminal.
 - [10. A DRAM as defined in claim 1, further comprising:
 - (a) the sense amplifier having sense enable and restore enable inputs for providing full high and full low logic levels respectively to said sense nodes,
 - (b) power supply means for providing full high and full low logic level voltages,
 - (c) a pair of field effect transistors, one having its sourcedrain circuit connected between said restore enable input and the high logic level power supply voltage and the other having its source-drain circuit connected between the sense enable input and the low logic level power supply voltage, and
 - (d) means for providing restore and sense signals to gates of said one and other field effect transistors respectively,
 - whereby restore and sense current is supplied to said sense amplifier from said power supply means rather than from said means for providing restore and sense signals.
- [11. A DRAM as defined in claim 1, further comprising a plurality of bit lines and associated sense amplifiers, the bit lines being arrayed across an integrated circuit chip and the sense amplifiers being disposed in a row, a pair of lowresistance power supply conductors extending in parallel with said row for carrying logic high level and logic low level voltages, sense amplifier enabling signal conductors extending across said chip accessible to said sense amplifiers, means for coupling sense inputs of said sense amplifiers to said power supply conductors, and means coupling said sense amplifier enabling signal conductors to enabling inputs of said means for coupling sense inputs, for enabling passage of current resulting from said logic high level and low level voltages to said sense amplifiers.
- [12. A DRAM as defined in claim 3, further comprising a plurality of bit lines and associated sense amplifiers, the bit lines being arrayed across an integrated circuit chip and the sense amplifiers being disposed in a row, a pair of lowresistance power supply conductors extending in parallel with said row for carrying logic high level and logic low level voltages, sense amplifier enabling signal conductors extending across said chip accessible to said sense amplifiers, means for coupling sense inputs of said sense amplifiers to said power supply conductors, and means coupling said sense amplifier enabling signal conductors to enabling inputs of said means for coupling sense inputs, for enabling passage of current resulting from said logic high level and low level voltages to said sense amplifiers.]
- [13. A DRAM as defined in claim 5, further comprising a plurality of bit lines and associated sense amplifiers, the bit lines being array across an integrated circuit chip and the sense amplifiers being disposed in a row, a pair of lowresistance power supply conductors extending in parallel with said row for carrying logic high level and logic low level voltages, sense amplifier enabling signal conductors

8

extending across said chip accessible to said sense amplifiers, means for coupling sense inputs of said sense amplifiers to said power supply conductors, and means coupling said sense amplifier enabling signal conductors to enabling inputs of said means for coupling sense inputs, for enabling passage of current resulting from said logic high level and low level voltages to said sense amplifiers.]

[14. A DRAM as defined in claim 11 in which said means for coupling sense inputs of said sense amplifiers is comprised of field effect transistors having their gates connected to said sense amplifier enabling signal conductors, said gates forming said enabling inputs.]

[15. A DRAM as defined in claim 14 in which the sense inputs of groups of said sense amplifiers are connected together to the same field effect transistor drain terminal.]

[16. A method of sensing in a folded bit line type of dynamic random access memory (DRAM) having a bit storage capacitor for coupling to the bit line and a sensing amplifier having sense nodes, comprising:

- (a) imperfectly isolating the sense nodes of the sensing 20 amplifier from the bit line using an imperfect isolating means,
- (b) coupling the capacitor to the bit line, thereby dumping its charge thereon,
- (c) leaking said charge through the imperfect isolating 25 means to one of the sense nodes, thereby causing a voltage differential across said sense nodes,
- (d) sensing said differential by said sense amplifier and applying full high and low logic voltage levels respectively to said sense nodes,
- (e) inhibiting isolation of said sense nodes from said bit line, whereby full logic levels are applied to complementary bit lines of said folded bit line.
- [17. A method as defined in claim 16, in which the isolating means is comprised to the source-drain circuits of a pair of enhancement mode field effect transistors respectively connected between the sense nodes and the complementary bit lines of the folded bit line, and said isolating step is comprised of applying an inhibiting voltage to gates of said field effect transistors, and the inhibiting isolating step is comprised of changing the inhibiting voltage to the same voltage as one of said full logic voltage levels, whereby upon application of said full logic levels to said sense nodes during the sensing step, a field effect transistor having a gate voltage closest to a logic level applied to a sense node to 45 which it is connected is caused to inhibit current flow into the bit line.]
- 18. A method of sensing and restoring data stored in a dynamic random access memory (DRAM) comprising the steps of:
 - (a) applying a V_{dd} voltage to controlling inputs of a pair of bit line isolation devices coupled between a complementary bit line pair and a bit line sense amplifier;
 - (b) enabling an access transistor coupled between a bit storage capacitor and a bit line of the complementary

bit line pair to dump charge from the bit storage capacitor to the bit line;

- (c) enabling the bit line sense amplifier to sense a voltage differential created across the complementary bit line pair as a result of dumping charge from the bit storage capacitor;
- (d) enabling a pair of column devices coupled to the complementary bit line pair once the voltage differential has reached a sufficient value;
- (e) applying a V_{pp} voltage higher than the V_{dd} voltage to the controlling inputs of the bit line isolation devices to allow full restore of the bit lines.
- 19. A method as claimed in claim 18 wherein the bit line isolation devices are N-channel field effect transistors (FETs).
 - 20. A method as claimed in claim 18 wherein the step of enabling the bit line sense amplifier is comprised of applying an active high logic level and an active low logic level to inputs of the bit line sense amplifier.
 - 21. A method is claimed in claim 20 wherein the active high logic level and active low logic level are applied to inputs of the bit line sense amplifier through local transistors connected to voltage source power tracks and gated by logic signals.
 - 22. A method of sensing and restoring data stored in a dynamic random access memory (DRAM) comprising the steps of:
 - (a) applying a V_{dd} voltage to controlling inputs of a pair of bit line isolation devices coupled between a complementary bit line pair and a bit line sense amplifier;
 - (b) enabling an access transistor coupled between a bit storage capacitor and a bit line of the complementary bit line pair to dump charge from the bit storage capacitor to the bit line;
 - (c) enabling the bit line sense amplifier to sense a voltage differential created across the complementary bit line pair as a result of dumping charge from the bit storage capacitor;
 - (d) applying a V_{pp} voltage higher than the V_{dd} voltage to the controlling inputs of the bit line isolation devices to allow full restore of the bit lines.
 - 23. A method as claimed in claim 22 wherein the bit line isolation devices are N-channel field effect transistors (FETs).
 - 24. A method as claimed in claim 22 wherein the step of enabling the bit line sense amplifier is comprised of applying an active high logic level and an active low logic level to inputs of the bit line sense amplifier.
 - 25. A method is claimed in claim 7 wherein the active high logic level and active low logic level are applied to inputs of the bit line sense amplifier through local transistors connected to voltage source power tracks and gated by logic signals.

* * * *

UNITED STATES PATENT AND TRADEMARK OFFICE CERTIFICATE OF CORRECTION

PATENT NO. : RE 40,552 E

APPLICATION NO.: 10/032431

DATED: October 28, 2008

INVENTOR(S): Richard C. Foss et al.

It is certified that error appears in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

On the Title page of Patent at (63), insert before Continuation

-- Continuation of Reissue Application No. 08/853,507, filed May 8, 1997, now RE37,641, issued April 9, 2002, which is a Reissue of U.S. Patent No. 5,414,662, issued from U.S. Application No. 08/147,038, filed November 4, 1993, which was a --.

In Claim 18, Column 10, line 7, insert -- access -- before the word devices.

Signed and Sealed this

Tenth Day of February, 2009

JOHN DOLL

Acting Director of the United States Patent and Trademark Office