

#### US00RE39143E

# (19) United States

## (12) Reissued Patent

Wood et al.

## (10) Patent Number: U

US RE39,143 E

## (45) Date of Reissued Patent:

Jun. 27, 2006

#### (54) METHOD FOR MAKING A WAFER-PAIR HAVING SEALED CHAMBERS

(75) Inventors: R. Andrew Wood, Bloomington, MN

(US); Jeffrey A. Ridley, Burnsville, MN (US); Robert E. Higashi,

Shorewood, MN (US)

(73) Assignee: Honeywell International Inc.,

Morristown, NJ (US)

(21) Appl. No.: 10/007,288

(22) Filed: Dec. 3, 2001

#### Related U.S. Patent Documents

$\mathbf{T}$	•	C
K.	eissue	2 Oto

(64)	Patent No.:	6,036,872
	Issued:	Mar. 14, 2000
	Appl. No.:	09/052,645
	Filed:	Mar. 31, 1998

### (51) **Int. Cl.**

C23F 1/00	(2006.01)
H01L 21/00	(2006.01)
H01L 21/30	(2006.01)
H01L 21/46	(2006.01)
C23C 14/00	(2006.01)

See application file for complete search history.

#### (56) References Cited

## U.S. PATENT DOCUMENTS

3,577,037 A 5/1971 Di Pietro

(Continued)

#### FOREIGN PATENT DOCUMENTS

EP	0453372	10/1991
EP	0736972	10/1996
GB	2121598	12/1983

#### OTHER PUBLICATIONS

Barth, Philip W., "Silicon Fusion Bonding for Fabrication of Sensors, Actuators and Microstructures", Sensors and Actuators, A21–A23, (1990) pp. 919–926.

Bauer D. et al., "Design and Fabrication of a Thermal Infrared Emitter", Sensors and Actuators A., vol. 55, No. 1, Jul. 15, 1996, pp. 57–63.

Cabuz, C., et al., "Fabrication and packaging of a resonant infrared sensor integrated in silicon", Sensors and Actuators A, 43, May 1994, pp. 92–99.

Henmi, H., et al., "Vacuum packaging for microsensors by glass–silicon anodic bonding", Sensors and Actuators A, 43, May 1994, pp. 243–248.


## (Continued)

Primary Examiner—Patrick Ryan
Assistant Examiner—Julian Mercado
(74) Attorney, Agent, or Firm—Kris T. Fredrick

## (57) ABSTRACT

A method for fabricating a wafer-pair having at least one recess in one wafer and the recess formed into a chamber with the attaching of the other wafer which has a port plugged with a deposited layer on its external surface. The deposition of the layer may be performed in a very low pressure environment, thus assuring the same kind of environment in the sealed chamber. The chamber may enclose at least one device such as a thermoelectric sensor, bolometer, emitter or other kind of device. The wafer-pair typically will have numerous chambers, with devices, respectively, and may be divided into a multiplicity of chips.

#### 66 Claims, 4 Drawing Sheets



#### U.S. PATENT DOCUMENTS

3,973,146 A	8/1976	Arnold et al.
4,122,479 A	10/1978	Sugawara et al.
4,369,458 A	1/1983	Thomas et al.
4,400,870 A	8/1983	Islam
4,555,720 A	11/1985	Redhead
4,582,210 A	4/1986	Morimoto et al.
4,701,424 A	* 10/1987	Mikkor 438/455
4,766,316 A	8/1988	Jungkman
4,784,970 A	11/1988	Solomon
4,821,997 A	4/1989	Zdeblick
4,833,102 A	5/1989	Byrne et al.
4,897,508 A	1/1990	Mahulikar et al.
5,006,711 A	4/1991	Hanashima et al.
5,021,663 A	6/1991	Hornbeck
5,220,838 A	6/1993	Fung et al.
5,264,693 A	11/1993	Shimabukuro et al.
5,318,666 A	6/1994	Eklind et al.
5,366,587 A	* 11/1994	Ueda et al 216/101
5,397,897 A	3/1995	Komatsu et al.
5,420,419 A	<b>*</b> 5/1995	Wood 250/338.4
5,521,123 A	5/1996	Komatsu et al.
5,528,452 A	* 6/1996	Ko 361/283.4
5,585,311 A		Ko 438/53
5,729,019 A	3/1998	Krafthefer et al.
5,736,430 A	* 4/1998	Seefeldt et al 438/53
5,851,631 A	* 12/1998	Borden et al 428/156
5,865,417 A	2/1999	Harris et al.
5,895,233 A	4/1999	Higashi et al.
6,036,872 A	3/2000	Wood et al.
6,359,333 B1	* 3/2002	Wood et al 257/704

#### OTHER PUBLICATIONS

Kniffen M.L. et al., "Packaging for Silicon Micromachined Accerlerometers", International Journal of Microcircuits and Electronic Packaging, vol. 19,, No. 1, Jan. 1, 1996, pp. 75–86.

Ko, Wen Hsiung, et al., "Development of a Miniature Pressure Transducer for Biomedical Applications", IEE Transactions on Electron Devices, vol. ED–26, No. 12, Dec. 1979, pp. 1896–1905.

Mori T. et al., "Vacuum–encapsulated Thermistor bolometer Type Miniature Infrared Sensor". Proceeding of the Workshop on Micro Electro Mehanica Systems (MEM, IOSO, Jan. 25–28, 1994, No. Workshop 7, Jan. 25, 1994, pp. 257–262, Institute of Electrical and Electronics Engineers. Huang et al., "n–p–n Silicon Lateral Phototransistors for Hybrid Integrated Optical Circuits", IEEE vol. ED–33. No. 4, Apr. 1986, pp. 433–441.

Reichl H., "Packaging and Interconnection of Sensors", Sensors and Actuators A, 25 27 (1991), pp. 63–71.

Senturia Stephen D., et al., "Microsensor Packaging and System Partitioning", Sensors and Actuators, 15 (1988), pp. 221–234.

Tilmans, Harrie A.C., et al., "Micro resonant force gauges", Sensors and Actuator A. 30 (1992) pp. 35–53.

Wolffenbuttel R.F., et al., "Low-temperature silicon wafer-to-wafer bonding using gold at eutectic temperature", Sensors and Actuators A, 43, May 1994, pp. 223–229.

<sup>\*</sup> cited by examiner









Fig. 1a











## METHOD FOR MAKING A WAFER-PAIR HAVING SEALED CHAMBERS

Matter enclosed in heavy brackets [ ] appears in the original patent but forms no part of this reissue specifi- 5 cation; matter printed in italics indicates the additions made by reissue.

The Government may have rights in this invention pursuant to Contract No. MDA972-95-3-002 awarded by the DARPA.

#### BACKGROUND

The present invention pertains to vacuum encapsulated microstructure devices. It particularly pertains to the vacuum seal of a cavity between two wafers, and more 15 particularly to the fabrication of such two wafers having a plugable hole for evacuation of gases from the cavity.

Various devices, such as microstructure infrared (IR) devices, require vacuum encapsulation for optimal performance. Conventional vacuum packaging is complex and costly. Known prior art approaches to wafer level vacuum sealing cannot yield adequately low pressures, the best in the range of 0.5 torr. Such pressures resulted in 50 percent signal losses for thermoelectric (TE) devices as an example.

#### SUMMARY OF THE INVENTION

The present invention involves the sealing of two wafers together resulting in a cavity between the wafers with a plugable hole for the evacuating of gases from the cavity. 30 The hole, after evacuation of gases from the cavity, is plugged with deposited metal. The result is an integral vacuum package (IVP). This approach permits the sealing of the two wafers together without having to create the vacuum seal at the same time. The final vacuum seal can be done in 35 a high vacuum by either evaporation or the sputtering of a thick layer of metal to plug the small pump-out port. This approach allows a thorough baking out of the wafer to wafer seals and interior surfaces prior to a final vacuum seal. It separates the two functions and does not limit the bake-out 40 to the solder processing steps. There is independent control over sealing and bake-out to maximize bond yield and minimize residual pressure. This approach also permits clear access of each vacuum cavity directly, thereby avoiding the need to pump from the periphery of the wafer inwards. The 45 procedure here has been implemented and resulted in vacuum levels below 10 millitorr of residual pressure as measured by pressure sensors within the cavity. The seals cover significant substrate topography. Seals over topography of 0.25 microns have been demonstrated. The required 50 processing temperatures are below 300 degrees Centigrade (C.). These chips can be handled with conventional chip handling equipment. Yields for this process exceed 90 percent. Costs of the present vacuum-sealed chips are 80 to 90 percent less than that of conventionally vacuum-sealed 55 chips. The present approach results in sealed devices that have high temperature longevity for pressures below 100 millitorr; ten years is indicated by test data for ambient temperatures up to 150 degrees C. Each cavity may have a may contain detectors such as thermoelectric detectors, devices, bolometers, or may contain emitters.

#### BRIEF DESCRIPTION OF THE DRAWING

FIGS. 1a and 1b show plan and cutaway side views of a 65 detector chip having a chamber with a deposited plug vacuum seal.

FIG. 2 shows a perspective view of the device chip having the deposited plug vacuum seal.

FIG. 3 reveals a wafer having a plurality of detectors with a deposited vacuum seal on a plurality of plugs.

FIGS. 4a, 4b, 4c, 4d, 4e, 4f, 4g, 4h, 4i, 4j, 4k, 4l and 4m illustrate the fabrication process for a detector wafer.

FIGS. 5a, 5b, 5c, 5d, 5e and 5f illustrate the fabrication process for a top cap wafer.

FIGS. 6a, 6b and 6c illustrate the steps of aligning, bonding and sealing the detector and top cap wafers.

#### DESCRIPTION OF THE EMBODIMENT

FIGS. 1a, 1b and 2 show an illustration of a device 10 having a vacuum pump-out port 11 and a deposited plug final vacuum seal 12. The deposited layer 12 seals port 11 to hermetically seal chamber 16. Wafers 13 and 14 are of the same material, such as silicon, thereby having the same coefficients of thermal expansion. Wafers 13 and 14 are adhered together at a solder seal ring 15. Wafer 13 is the detector chip and wafer 14 is the top cap. Cavity 16 is the chamber that contains an array 17 of detectors on the surface of wafer 13 and detects radiation which may come through an anti-reflective coated silicon window of top cap 14.

Cavity 16 is effected by a recess of about 125 microns into wafer 14 having a border 18. It is this cavity that is outgassed to result in a cavity vacuum. Top cap **14** is about 430 microns thick and chip 13 is about 500 microns thick. Seal ring 15 is a composition of 90 percent lead and 10 percent indium. Plug 12 is about 20 microns thick and is a composition of 50 percent lead and 50 percent indium.

FIG. 3 shows a wafer 20 having multiple chips 10 having a wafer-to-wafer sealing of the same material for multiple cavities. Cavities 16 can be baked out and outgassed since each chamber 16 has an open port 11. Then in an environment of a vacuum, a deposition of metal 12 is applied to the wafer 13 surface having ports 11 and thereby close ports 11 and seal chambers 16 closed with a vacuum in the chambers. Solder balls for sealing of the ports closed has been tried with little success of maintaining a vacuum or low pressure in the cavities. The present wafers 13 and 14, after bonding and sealing, may be sawed into individual chips without breakage since the sealed top cap protects the fragile microstructure devices 17. Further, the plug will not be disturbed since it is a deposited layer 12 rather than some dislodgable solder ball or plug.

A process for developing chip 10 is shown in FIGS. 4a through 4m. The process for detector wafer 13 starts out with a double polished silicon wafer 13. In FIG. 4a, one micron layers 22a and 23a of thermal SiO<sub>2</sub> are grown on wafer 13, and 0.3 micron layers 22b and 23b of low pressure chemical vapor deposited (LPCVD) Si<sub>3</sub>N<sub>4</sub>. Si<sub>3</sub>N<sub>4</sub> layer **22**b and SiO<sub>2</sub> layer 22a are removed from the "front" of wafer 13. A 1000 angstroms of a thermal SiO<sub>2</sub> layer 24 is grown on the front of wafer 13 in FIG. 4b. A layer 25 of 2000 angstroms of Si<sub>3</sub>N<sub>4</sub> (bottom bridge nitride) is deposited on layer 24 in FIG. 4c. The first metal NiFe (60:40) of a thermocouple is deposited as a 1100 angstrom layer 26 on layer 25 and then gas instead of a vacuum. Each cavity, chamber or volume 60 first metal layer 26 is patterned with a first mask by ion milling resulting in the layout of FIG. 4d.

> For the second metal of the thermocouple detectors, a thousand angstrom layer 27 of chromium is deposited on layers 25 and 26. Layer 27 in FIG. 4e is patterned with a second mask by ion milling and wet etching. A layer 28 consisting of 6000 angstroms of Si<sub>3</sub>N<sub>4</sub> is deposited on metal layers 26 and 27, and layer 25, as the top bridge nitride in

3

FIG. 4f. An absorber 29 is deposited on layer 28 of FIG. 4g and patterned with a third mask. Absorber 29 is capped with a layer 30 of Si<sub>3</sub>N<sub>4</sub>. Plasma etched vias 31 to metal layer 27 are patterned and cut with the use of a fourth mask, as shown in FIG. 4h. Plasma etched vias 32 in FIG. 4i for the final etch 5 are patterned and cut with the use of a fifth mask. Five hundred angstroms of Cr, 2000 angstroms of Ni and 5000 angstroms of Au are deposited, patterned and lifted off for pad and solder frame metal 33 in FIG. 4j. Passivated leadouts 40 in first metal 26 or second metal 27 pass under 10 the seal ring metal 33 in FIG. 4j. Plasma etched pump-out port vias 11 are patterned and cut on layers 23b and 23a of the back of wafer 13 in FIG. 4k. There is a KOH etch of the back side of wafer 13 through 90 percent of wafer 13 for port 11 in FIG. 4l. Port 11 is completed with an etch through via 15 32 to the front of wafer 13 as shown in FIG. 4m.

Top cap wafer 14, like detector wafer 13, is fabricated with films compatible with 300 degree C. bakes and low outgassing. Wafer 14 acts as the window for infrared devices 17. An additional constraint is that wafer 14 is made from low oxygen silicon (i.e., float zone silicon) to minimize the SiO<sub>2</sub> absorption peak in the 8–14 micron wavelength window. Top cap wafer 14 is coated with an anti-reflection coating 34. Wafer 14 has a solder adhesion metal and solder ring 15 which matches detector wafer 13, a border 18 forming chamber 16 above detectors 17, and holes 35 through wafer 14 to access the wire bond pads on detector wafer 13.

FIGS. 5a through 5f illustrate steps of fabrication for top cap 14. The starting material is a double polished silicon 30 wafer 14 grown by float zone for minimum oxygen content. 1.8 micron layers of thermally grown SiO<sub>2</sub> **36**a and **37**a in FIG. 5a are covered by 0.3 microns of LPCVD Si<sub>3</sub>N<sub>4</sub> layers 36b and 37b to mask the KOH etching. Pattern and cut via 35 by plasma etching on outside layers 36a and 36b and 35 recess 16 on inside layer 37b on Si<sub>3</sub>N<sub>4</sub> in FIG. 5b. The wafer 14 is then put in a fixture to allow etching of the outside surface 35 and 36b while protecting the inside 16 and 37b to KOH etch wafer 14 through hole 35 to 90 percent of the way through top cap wafer 14, as shown in FIG. 5c. Wafer 14 is 40 removed from the etching fixture and hole 16 is cleared of remaining SiO2 layer 37a in FIG. 5d by buffered oxide etch. Hole 35 is further etched through wafer 14 to layer 37a to complete bond pad hole 35. Also, FIG. 5d shows the etching that creates recess 16 on the inside of wafer 14. Nitride and 45 oxide mask layers 36a, 36b, 37a and 37b are stripped from wafer 14. Antireflective coating 38 is applied to wafer 14. A solder ring pattern is applied to the inside surface encircling recess 16, by using a laminated Riston process for lift-off. Five hundred angstroms of Ti, 2000 angstroms of Ni and 500 50 angstroms of Au of adhesion metals 39 are deposited in an E-beam evaporator. A five micron layer 40 of InPb (10:90) solder is deposited onto adhesion metals 39 in the thermal evaporator. The Riston mask is lifted off and the field SiO<sub>2</sub> in BOE etched off resulting in solder ring 18 in FIG. 5f.

Bonding and sealing detector wafer 13 and top cap wafer 14 are done with clean surfaces. Bonding surfaces of wafers 13 and 14 are sputter cleaned just prior to doing the wafer bond. The following sequence of events indicate how to align, bond and seal the wafer pair 13 and 14 of FIGS. 6a, 60 6b and 6c. To begin, the Au solder ring surface 33 of detector wafer 13 is sputter cleaned. The InPb surface of ring 18 of top cap wafer 14 is oxygen plasma cleaned. Wafers 13 and 14 of FIG. 6a are aligned in a bonding cassette using 0.002 inch spacers between the wafers. The aligned wafer pair is 65 put in a vacuum press which is pumped to a good vacuum with a turbo pump. Wafers 13 and 14 are pressed together in

4

FIG. 6b, with about 400 pounds of pressure. The temperature of the wafers is ramped up to 300 degrees C., which takes about one hour. Then wafers 13 and 14 are held at this achieved temperature and pressure for five minutes. Then wafers 13 and 14 are cooled down to room temperature, and the vacuum chamber is vented.

Bonded wafer pair 13 and 14 is put into an E-beam evaporation system for sputter cleaning of the pump-out port 11 surfaces, followed by adhesion layers of 500 angstroms of Ti, 1000 angstroms of Ni and 500 angstroms of Au. Wafer pair 13 and 14 is put into a thermal evaporator system; and a bake out of the wafer pair at 250 degrees C. is preferred for four hours under a vacuum. The wafer pair 13 and 14 is cooled down but the environment about the wafer pair is kept at the desired vacuum. Twenty microns of InPb (50:50) 12 is deposited onto the backside of detector wafer 13 to plug port 11 in FIG. 6c, to seal vacuum chamber 16 of wafer pair 13 and 14. On the wafer 20 scale, a plurality of ports 11 in a plurality of chips are plugged. Then wafers 13 and 14, combined as wafer 20, may be removed from the vacuum environment. Wafer 20 may be cut into individual chips 10, each having its own sealed chamber 16 enclosing detectors **17**.

Further variations on this theme include top cap wafer 14 composed of Germanium for better IR transmission or ZnSe for broadband transmission (i.e., visible and IR) or other optical window materials for application specific optical bandpass behavior. Top cap wafer 14 may have integrated components built in or on the surface in addition to those on the detector wafer 13. Detector wafer 13 having a diaphragm pressure sensor integrated into it, the sealed chamber then forms a vacuum pressure reference. Detector wafer 13 may have infrared bolometer arrays with readout electronics integrated into the wafer. Detector wafer 13 may have moving parts to be sealed in a chamber for other functional purposes. The bonded wafer pair 13 and 14 in FIG. 6c may be hermetically sealed with a controlled residual pressure of a specific gas type for optimal thermal, mechanical or other properties rather than simply evacuated for the devices within the chamber.

We claim:

1. A method for making a wafer-pair having deposited layer plugged sealed chambers, comprising:

growing a thermal layer on a first side of a first silicon wafer;

depositing a nitride layer on the thermal layer;

depositing, patterning and removing portions of first metal layer on the nitride layer for a plurality of devices;

depositing, patterning and removing portions of a second metal layer on the nitride and first metal layers for the plurality of devices;

patterning and removing material from the first silicon wafer and layers on the first side of the first silicon wafer and from a second side of the first silicon wafer to make a plurality of pump-out ports through the first silicon wafer and layers on the first silicon wafer;

masking and removing material from a first side of a second silicon wafer to form a plurality of recesses in the first side of the second silicon wafer;

forming a sealing ring on the first side of the second silicon wafer around each of the plurality of recesses; and

positioning the first side of the first silicon wafer next to the first side of the second silicon wafer; and

wherein:

each sealing ring is in contact with at least one of the layers on the first side of the first silicon wafer;

each recess of the plurality of recesses results in a chamber containing at least one device of the plu- 5 rality of devices;

each sealing ring encloses at least one pump-out port of the plurality of pump-out ports; and

the first and second silicon wafers are effectively a bonded together set of wafers.

2. The method of claim 1, further comprising:

placing the set of wafers in an environment of a vacuum wherein a vacuum occurs in each chamber via the at least one pump-out port; and

depositing a layer of material on the second side of the 15 first silicon wafer and the plurality of pump-out ports on the second side of the first silicon wafer, wherein each chamber is sealed from the environment.

- 3. The method of claim 2, further comprising baking out the set of wafers prior to depositing the layer of material on 20 the second side of the first wafer and the plurality of pump-out ports on the second side of the first silicon wafer.
- 4. The method of claim 3, further comprising coating the second wafer with antireflection material.
- 5. The method of claim 4, wherein the second silicon 25 wafer is made from low oxygen silicon or float zone silicon to minimize an absorption peak in an 8–14 micron wavelength region of light going through the second silicon wafer to the plurality of devices.
- 6. The method of claim 5, wherein the set of wafers is cut 30 into a plurality of chips wherein each chip has one or more sealed chambers.
- 7. The method of claim 6, wherein the plurality of devices comprise thermoelectric detectors.
- **8**. The method of claim **6**, wherein the plurality of devices <sup>35</sup> comprise bolometers.
- 9. A method for making a wafer-pair having at least one deposited layer plugged sealed chamber, comprising:

growing a first thermal layer on a first side of a first silicon wafer;

depositing a nitride layer on the first thermal layer;

depositing and patterning a first metal layer on the nitride layer for at least one device;

depositing and patterning a second metal layer on the 45 nitride layer and the first metal layer for the at least one device;

patterning and removing material from the first silicon wafer and layers on the first side of the first silicon wafer and from a second side of the first silicon wafer to make a pump-out port through a first silicon wafer and the layers on the first silicon wafer;

masking and removing material from a first side of a second silicon wafer, to form a recess in the first side of the second silicon wafer;

forming a sealing ring on the first side of the second silicon wafer around the recess; and

positioning the first side of the first silicon wafer next to the first side of the second silicon wafer; and wherein:

the sealing ring is in contact with at least one of the layers on the first side of the first silicon layer;

the at least one device is within the recess resulting in a chamber containing the at least one device;

the pump-out port is within the sealing ring; and the first and second silicon wafers are effectively a bonded together set of wafers.

10. The method of claim 9, further comprising:

placing the bonded together set of wafers in an environment of a vacuum wherein a vacuum occurs in the chamber via the pump-out port; and

- depositing a layer of material on the second side of the first silicon wafer and the pump-out port on the second side of the first silicon wafer, wherein the chamber is sealed from the environment.
- 11. The method of claim 10, further comprising baking out the bonded together set of wafers prior to depositing the layer of material on the second side of the first wafer and the pump-out port on the second side of the first silicon wafer.

12. The method of claim 11, wherein the at least one device is a detector.

- 13. The method of claim 12, further comprising coating the second silicon wafer with antireflection material.
- **14**. The method of claim **11**, wherein the second silicon wafer is made from low oxygen silicon or float zone silicon to minimize an absorption peak in an 8-14 micron wavelength region of light going through the second silicon wafer to the at least one device.
- **15**. The method of claim **14**, wherein the at least one device is a thermoelectric detector.
- **16**. The method of claim **14**, wherein the at least one device is a bolometer.
- 17. The method of claim 11, wherein the at least one device is an emitter.
- 18. A method for making a wafer-pair having at least one deposited layer plugged sealed chamber, comprising:
  - growing a first layer of thermal SiO<sub>2</sub> on a first of a first silicon wafer;
  - depositing a first layer of Si<sub>3</sub>N<sub>4</sub> on the first layer of thermal SiO<sub>2</sub>;

growing a second layer of thermal SiO<sub>2</sub> on a second side of the first silicon wafer;

depositing a second layer of Si<sub>3</sub>N<sub>4</sub> on the second layer of thermal SiO<sub>2</sub>;

depositing a layer of a first metal on the second layer of  $Si_3N_4$ ;

patterning the layer of the first metal;

depositing a layer of a second metal on the layer of the first metal;

patterning the layer of the second metal;

depositing a third layer of Si<sub>3</sub>N<sub>4</sub> on the layers of the first and second metals;

etching at least one via through the third layer of  $Si_3N_4$ , the layers of the second and first metals, the second layer of Si<sub>3</sub>N<sub>4</sub> and the second layer of thermal SiO<sub>2</sub>;

etching a pump-out port through the first layer of SiO<sub>2</sub> and a first portion of the silicon wafer proximate to the at least one via;

etching within the at least one via through a second portion of the silicon wafer to the pump-out port;

growing a third layer of thermal SiO<sub>2</sub> on a first side of a second silicon wafer and a fourth layer of

thermal SiO<sub>2</sub> on a second side of the second silicon wafer; growing a fourth layer of Si<sub>3</sub>N<sub>4</sub> on the third layer of thermal SiO<sub>2</sub> and a fifth layer of Si<sub>3</sub>N<sub>4</sub> on the fourth layer of SiO<sub>2</sub>;

patterning and cutting the fourth layer Si<sub>3</sub>N<sub>4</sub> and the third layer of thermal SiO<sub>2</sub> for a bond pad area;

etching a first portion of the second silicon wafer through the fourth Si<sub>3</sub>N<sub>4</sub> layer and third SiO<sub>2</sub> layer for the bond pad area;

patterning and cutting the fifth layer of Si<sub>3</sub>N<sub>4</sub> and fourth layer of thermal SiO<sub>2</sub> for a recess area;

etching a second portion from the second side of the second silicon wafer to form a recess;

applying an optical coating to the second silicon wafer to substantially reduce reflections;

applying a solder ring proximate to a perimeter of the recess, on the second side of the second silicon wafer;

aligning the first silicon wafer with the second silicon 10 wafer, having the first side of the first silicon wafer and the second side of the second silicon wafer face each other;

putting the first and second silicon wafers in a vacuum; pressing the first and second silicon wafers together with 15 a pressure;

ramping the temperature of the silicon wafers up to a high temperature;

increasing the pressure of the first and second silicon wafers against each other to bond the silicon wafers to 20 each other;

baking out the first and second silicon wafers;

cooling down the first and second silicon wafers under a maintained vacuum;

depositing a layer of a metal on the second side of the second silicon wafer to plug the pump-out port to seal the recess with a vacuum; and

removing the bonded first and second silicon wafers from the vacuum.

19. A method for making a wafer-pair having deposited layer plugged sealed chambers, comprising:

growing a thermal layer on a first side of a first silicon wafer;

patterning and removing material from the first silicon 35 wafer and layers on the first side of the first silicon wafer and from a second side of the first silicon wafer to make a plurality of pump-out ports through the first silicon wafer and layers on the first silicon wafer;

masking and removing material from a first side of a 40 second silicon wafer to form a plurality of recesses in the first side of the second silicon wafer;

forming a sealing ring on the first side of the second silicon wafer around each of the plurality of recesses; and

positioning the first side of the first silicon wafer next to the first side of the second silicon wafer; and wherein:

each sealing ring is in contact with at least one of the 50 layers on the first side of the first silicon layer;

each recess of the plurality of recesses results in a chamber;

each sealing ring encloses at least one pump-out port of the plurality of pump-out ports; and

the first and second silicon wafers are effectively a bonded together set of wafers.

20. The method of claim 19, further comprising:

placing the set of wafers in an environment of a vacuum wherein a vacuum occurs in each chamber via a pump- 60 out port; and

depositing a layer of material on the second side of the first silicon wafer and the plurality of pump-out out ports on the second side of the first silicon wafer, wherein each chamber is sealed from the environment. 65

21. The method of claim 20, further comprising baking out the set of wafers prior to depositing the layer of material

on the second side of the first wafer and the plurality of pump-out ports on the second side of the first silicon wafer.

22. The method of claim 21, wherein the set of wafers is cut into a plurality of chips wherein each chip has one or more sealed chambers.

23. The method of claim 22, wherein the one or more sealed chambers contains one or more devices.

**24**. The method of claim **19**, further comprising:

placing the set of wafers in an environment of a gas wherein the gas enters each chamber via a pump-out port; and

depositing a layer of material on the second side of the first silicon wafer and the plurality of pump-out ports on the second side of the first silicon wafer, wherein each chamber is sealed from an ambient environment.

25. A method for making a wafer-pair having deposited layer plugged sealed chambers, comprising:

growing a thermal layer on a first side of a first wafer; depositing a nitride layer on the thermal layer;

depositing, patterning and removing portions of first metal layer on the nitride layer for a plurality of devices;

depositing, patterning and removing portions of a second metal layer on the nitride and first metal layers for the plurality of devices;

patterning and removing material from the first wafer and layers on the first side of the first wafer and from a second side of the first wafer to make a plurality of pump-out ports through the first wafer and layers on the first wafer;

masking and removing material from a first side of a second wafer to form a plurality of recesses in the first side of the second wafer;

forming a sealing ring on the first side of the second wafer around each of the plurality of recesses; and

positioning the first side of the first wafer next to the first side of the second wafer; and wherein:

each sealing ring is in contact with at least one of the layers on the first side of the first wafer;

each recess of the plurality of recesses results in a chamber containing at least one device of the plurality of devices;

each sealing ring encloses at least one pump-out port of the plurality of pump-out ports; and

the first and second wafers are effectively a bonded together set of wafers.

26. The method of claim 25, further comprising:

placing the set of wafers in an environment of a vacuum wherein a vacuum occurs in each chamber via the at least one pump-out port; and

depositing a layer of material on the second side of the first wafer and the plurality of pump-out ports on the second side of the first wafer, wherein each chamber is sealed from the environment.

27. The method of claim 26, further comprising baking out the set of wafers prior to depositing the layer of material on the second side of the first wafer and the plurality of pump-out ports on the second side of the first wafer.

28. The method of claim 27, further comprising coating the second wafer with antireflection material.

29. The method of claim 28, wherein the second wafer is made from a material that is at least substantially transparent to light in the infrared spectrum.

30. The method of claim 29, wherein the plurality of devices comprise thermoelectric detectors.

8

- 31. The method of claim 30, wherein the plurality of devices comprise bolometers.
- 32. A method for making a wafer-pair having at least one deposited layer plugged sealed chamber, comprising:
  - growing a first thermal layer on a first side of a first wafer;
  - depositing a nitride layer on the first thermal layer;
  - depositing and patterning a first metal layer on the nitride layer for at least one device;
  - depositing and patterning a second metal layer on the nitride layer and the first metal layer for the at least one device;
  - patterning and removing material from the first wafer and layers on the first side of the first wafer and from a second side of the first wafer to make a pump-out port through the first wafer and the layers on the first wafer;
  - masking and removing material from a first side of a second wafer, to form a recess in the first side of the 20 second wafer;
  - forming a sealing ring on the first side of the second wafer around the recess;
  - positioning the first side of the first wafer next to the first side of the second wafer; and

wherein:

- the sealing ring is in contact with at least one of the layers on the first side of the first wafer;
- the at least one device is within the recess resulting in 30 a chamber containing the at least one device;
- the pump-out port is within the sealing ring; and the first and second wafers are effectively a bonded together set of wafers.
- 33. The method of claim 32, further comprising:
- placing the bonded together set of wafers in an environment of a vacuum wherein a vacuum occurs in the chamber via the pump-out port; and
- depositing a layer of material on the second side of the first wafer and the pump-out port on the second side of 40 the first wafer, wherein the chamber is sealed from the environment.
- 34. The method of claim 33, further comprising baking out the bonded together set of wafers prior to depositing the layer of material on the second side of the first wafer and the 45 pump-out port on the second side of the first wafer.
- 35. The method of claim 34, wherein the at least one device is a detector.
- 36. The method of claim 35, wherein the at least one device is a thermoelectric detector.
- 37. The method of claim 34, wherein the at least one device is an emitter.
- 38. A method for making a wafer-pair having sealed chambers, comprising:
  - patterning and removing material from a first wafer to make a plurality of pump-out ports through the first wafer;
  - masking and removing material from a first side of a second wafer to form a plurality of recesses in the first side of the second wafer;
  - forming a sealing ring on a first side of the first wafer or the first side of the second wafer such that the sealing ring extends around each of the plurality of recesses; and
  - positioning the first side of the first wafer next to the first side of the second wafer; and

wherein:

- each sealing ring is in contact with the first side of the first wafer and the first side of the second wafer each recess of the plurality of recesses results in a
  - ich recess of the plurality of recesses resu chamber;
- each sealing ring encloses at least one pump-out port of the plurality of pump-out ports; and
- the first and second wafers are effectively a bonded together set of wafers.
- 39. The method of claim 38, further comprising:
- placing the set of wafers in an environment of a vacuum wherein a vacuum occurs in each chamber via a pump-out port; and
- depositing a layer of material on a second side of the first wafer to seal the plurality of pump-out out ports from the second side of the first wafer, wherein each chamber is sealed from the environment.
- 40. The method of claim 39, further comprising baking out the set of wafers prior to depositing the layer of material on the second side of the first wafer.
- 41. The method of claim 40, wherein the set of wafers is cut into a plurality of chips wherein each chip has one or more sealed chambers.
- 42. The method of claim 40, wherein the one or more sealed chambers contains one or more devices.
  - 43. The method of claim 38, further comprising:
  - placing the set of wafers in an environment of a gas wherein the gas enters each chamber via a pump-out port; and
  - depositing a layer of material on a second side of the first wafer to seal the plurality of pump-out out ports from the second side of the first wafer, wherein each chamber is sealed from an ambient environment.
- 44. A method for making a wafer-pair with a sealed chamber therebetween, comprising:
  - providing a first wafer and a second wafer;
  - forming one or more pump-out ports through the first wafer;
  - positioning a first side of the first wafer next to a first side of the second wafer, the first wafer and the second wafer forming at least part of a chamber, with the pump-out port of the first wafer in fluid communication with the chamber; and
  - exposing the chamber to a negative pressure relative to atmosphere while plugging the pump out port to seal the chamber.
- 45. A method according to claim 44 further comprising the step of:
  - making a recess in the first side of the first wafer and/or the first side of the second wafer, wherein the recess forms part of the chamber.
- 46. A method according to claim 44 further comprising the step of:
  - providing one or more devices in or on the first side of the first wafer and/or the first side of the second wafer before the positioning step.
- 47. A method according to claim 46 wherein the one or more devices are in the chamber.
- 48. A method according to claim 46 wherein the one or more devices include an array of infrared detectors.
- 49. A method according to claim 44 wherein a sealing ring is positioned between the first side of the first wafer and the first side of the second wafer, and wherein the first wafer, the second wafer and the sealing ring form the chamber.

11

50. A method for making a wafer-pair with a sealed chamber therebetween, comprising:

providing a first wafer and a second wafer;

forming one or more pump-out ports through the first wafer;

making a recess in a first side of the first wafer and/or a first side of the second wafer;

positioning the first side of the first wafer next to the first side of the second wafer, the first wafer and the second wafer forming a chamber that is at least partially defined by the recess, with the pump-out port of the first wafer in fluid communication with the chamber; and

exposing the chamber to a negative pressure relative to atmosphere while plugging the pump out port to seal 15 the chamber.

51. A method for making a wafer-pair with a sealed chamber therebetween, comprising:

providing a first wafer having a first side, with one or more bond pads on the first side;

providing a second wafer;

forming one or more bond-pad holes through the second wafer;

positioning the first side of the first wafer next to a first side of the second wafer; the first wafer and the second wafer forming at least part of a chamber, the first wafer and second wafer being aligned so that the bond-pad holes in the second wafer provide physical access to the one or more bond pads on the first wafer through at least selected bond-pad holes in the second wafer; and 30

the first and second wafers are effectively a bonded together set of wafers.

52. A bonded wafer pair, comprising:

a first wafer;

a second wafer;

the first wafer having one or more pump-out ports through the first wafer;

the first side of the first wafer bonded to a first side of the second wafer via a sealing ring; the first wafer, the 40 second wafer and the sealing ring forming a chamber, with the pump-out port of the first wafer in fluid communication with the chamber, the chamber having a negative pressure therein relative to atmosphere; and a plug for plugging the pump out port.

53. A bonded wafer pair according to claim 52 further comprising a recess in the first side of the first wafer and/or the first side of the second wafer, wherein the recess forms at least part of the chamber.

54. A bonded wafer pair according to claim 52 further 50 comprising one or more devices in or on the first side of the first wafer and/or the first side of the second wafer.

55. A bonded wafer pair according to claim 54 wherein the one or more devices are in the chamber.

56. A bonded wafer pair according to claim 54 wherein <sup>55</sup> the one or more devices include an array of infrared detectors.

57. A bonded wafer pair having a sealed chamber, comprising:

a first wafer;

a second wafer bonded to the first wafer;

one or more pump-out ports through the first wafer;

a recess in a first side of the first wafer and/or a first side of the second wafer;

the first wafer and the second wafer forming a chamber that includes the recess, with the pump-out port of the

12

first wafer in fluid communication with the chamber, the chamber having a negative pressure therein relative to atmosphere; and

one or more plugs for plugging the one or more pump out ports to seal the chamber.

58. A bonded wafer pair, comprising:

a first wafer having a first side, with one or more bond pads on the first side;

a second wafer, with one or more bond-pad holes through the second wafer;

the first side of the first wafer bonded to a first side of the second wafer with a sealing ring therebetween, the first wafer and second wafer being aligned so that the bond-pad holes in the second wafer provide physical access to the one or more bond pads on the first wafer through at least selected bond-pad holes in the second wafer; and

the first wafer, the second wafer and the sealing ring forming a chamber.

59. A method for making a wafer-pair with a sealed chamber therebetween, comprising:

providing a first wafer and a second wafer, the first wafer having a first side and a second side;

forming one or more pump-out ports through the first wafer;

positioning the first side of the first wafer next to a first side of the second wafer, the first wafer and the second wafer forming at least part of a chamber, with the pump-out port of the first wafer in fluid communication with the chamber; and

providing one or more layer(s) in a negative pressure relative to atmosphere to a second side of the first wafer, wherein the one or more layer(s) plug the pump out port and seal the chamber.

60. A method according to claim 59 wherein the one or more layer(s) are deposited by evaporation.

61. A method according to claim 59 wherein the one or more layer(s) are deposited by sputtering.

62. A method according to claim 59 wherein the one or more layer(s) include a metal layer.

63. A method according to claim 59 wherein the one or more layer(s) are deposited in a high vacuum environment.

64. An apparatus having a sealed chamber with one or more devices positioned in the sealed chamber, the one or more devices having a desired operating temperature range, the bonded wafer pair comprising:

a first wafer;

60

a second wafer secured relative to the first wafer;

the first wafer and the second wafer forming a chamber that has a volume, wherein the one or more devices are positioned in the chamber;

one or more pump-out ports through the first wafer, at least one of the one or more pump-out ports in fluid communication with the chamber;

one or more plugs for plugging the one or more pump out ports to seal the chamber; and

the volume of the chamber remaining relatively constant over the desired operating temperature range of the one or more devices.

65. A method for making a wafer-pair with a sealed chamber therebetween, comprising:

providing a first wafer and a second wafer, the first wafer having a first side and a second side;

forming one or more pump-out ports through the first wafer;

13

positioning the first side of the first wafer next to a first side of the second wafer, the first wafer and the second wafer forming at least part of a chamber, with the pump-out port of the first wafer in fluid communication with the chamber; and

providing one or more layer(s) by deposition to a second side of the first wafer, wherein the one or more deposited layer(s) plug the pump out port and seal the chamber, and wherein the one or more layer(s) are deposited by evaporation.

66. A method for making a wafer-pair with a sealed chamber therebetween, comprising:

providing a first wafer and a second wafer, the first wafer having a first side and a second side;

14

forming one or more pump-out ports through the first wafer;

positioning the first side of the first wafer next to a first side of the second wafer, the first wafer and the second wafer forming at least part of a chamber, with the pump-out port of the first wafer in fluid communication with the chamber; and

providing one or more layer(s) by deposition to a second side of the first wafer, wherein the one or more deposited layer(s) plug the pump out port and seal the chamber, and wherein the one or more layer(s) are deposited by sputtering.

\* \* \* \* \*