

(19) United States (12) **Reissued Patent** Yu

US RE37,982 E (10) Patent Number: Feb. 11, 2003 (45) Date of Reissued Patent:

- **METHOD FOR PREVENTING** (54) **ELECTROSTATIC DISCHARGE FAILURE IN AN INTEGRATED CIRCUIT PACKAGE**
- Inventor: **Ta-Lee Yu**, Hsinchu (TW) (75)
- Assignee: Winbond Electronics Corp., Hsinchu (73)(TW)

(21) Appl. No.: **09/498,126**

4,870,530	Α	≯	9/1989	Hurst et al 257/362
4,878,145	Α	≉	10/1989	Lace
5,012,317	Α	≉	4/1991	Rountre 257/154
5,034,845	Α	≉	7/1991	Murakami 361/111
5,159,518	Α	≉	10/1992	Roy 257/357
5,515,225	Α	≯	5/1996	Gens et al 361/111
5,712,753	Α	≉	1/1998	Yeh et al 361/56
5,818,086	Α	≯	10/1998	Lin et al 257/355
5,869,870	Α	≉	2/1999	Lin
5,978,197	Α	≉	11/1999	Chan 361/111
6,025,631	Α	≉	2/2000	Lin
6,043,539	Α	≉	3/2000	Sugasawara 257/357
6,107,681	Α	*		Lin 257/693

Feb. 2, 2000 Filed: (22)

Related U.S. Patent Documents

Reissue of:

(64)	Patent No.:	5,715,127
	Issued:	Feb. 3, 1998
	Appl. No.:	08/642,194
	Filed:	May 6, 1996

- Int. Cl.⁷ H02H 3/22 (51)(52)
- (58)361/212, 91.5, 91.8, 220; 257/355, 357, 360, 361, 491, 546, 786

References Cited (56)

U.S. PATENT DOCUMENTS

4,819,047 A * 4/1989 Gilfeather et al. 257/357

* cited by examiner

Primary Examiner—Ronald W. Leja (74) Attorney, Agent, or Firm—Fish & Richardson P.C.

(57)ABSTRACT

An integrated circuit package includes a semiconductor chip, bonding pads on the semiconductor chip, a metal lead frame containing electrically with the semiconductor chip, a plurality of wired pins wire-bonded respectively to the bonding pads, and at least one non-wired pin. The non-wired pin is wire-bonded to the metal lead frame to prevent electrostatic discharge failure of the integrated circuit package due to electrostatic discharge stressing of the non-wired pin.

31 Claims, 4 Drawing Sheets



U.S. Patent Feb. 11, 2003 Sheet 1 of 4 US RE37,982 E



FIG.1



FIG. 2









FIG.4



FIG. 5

U.S. Patent Feb. 11, 2003 Sheet 4 of 4 **US RE37,982 E**





.

US RE37,982 E

METHOD FOR PREVENTING ELECTROSTATIC DISCHARGE FAILURE IN **AN INTEGRATED CIRCUIT PACKAGE**

Matter enclosed in heavy brackets [] appears in the 5 original patent but forms no part of this reissue specification; matter printed in italics indicates the additions made by reissue.

CROSS REFERENCE TO RELATED APPLICATIONS

U.S. Ser. No. 08/643,355, entitled "Method for Preventing Electrostatic Discharge Failure in an Integrated Circuit

FIG. 3 is a schematic circuit diagram illustrating another type of power-supply electrostatic discharge protection device connected to the non-wired pin of the integrated circuit package of FIG. 2;

FIG. 4 is a schematic circuit diagram illustrating another type of power-supply electrostatic discharge protection device connected to the non-wire pin of the integrated circuit package of FIG. 2;

FIG. 5 is a schematic circuit diagram illustrating another type of power-supply electrostatic discharge protection 10device connected to the non-wired pin of the integrated circuit package of FIG. 2;

FIG. 6 is a schematic circuit diagram illustrating another type of power-supply electrostatic discharge protection device connected to the non-wired pin of the integrated circuit package of FIG. 2; and

Package" filed May 6, 1996.

BACKGROUND OF THE INVENTION

1. Field of the Invention

This invention relates to an integrated circuit, more particularly to a method for preventing electrostatic discharge failure in an integrated circuit package.

2. Description of the Related Art

The trend of very large-scale integrated (VLSI) circuit packages is toward smaller dimension and higher density. Also, VLSI circuit packages make rapid progress to high pin $_{25}$ includes a semiconductor chip 10, bonding pads 11 on the counts and narrow pin pitch with increasing input/output signals by the trend of higher integrated function. With the increasing of pin count, the possibility of suffer from electrostatic discharge (ESD) failure, which is due to electrostatic discharge stressing of the non-wired pin of the inte- $_{30}$ grated circuit package, is increasing. Therefore, the ESD is considered a major reliability threat to integrated circuit technologies. However, little attention has been paid to the destruction mechanism of non-wired pin so far. Thus, there is a need to provide a method which can prevent electrostatic discharge failure in an integrated circuit package.

FIG. 7 is a schematic circuit diagram similar to FIG. 2, the integrated circuit package having a semiconductor chip which has a P-substrate.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

FIG. 1 shows an integrated circuit package 1 which semiconductor chip 10, a metal lead frame 12 contacting electrically with the semiconductor chip 10, a plurality of wired pins (WP) wire-bonded respectively to the bonding pads 11, and at least one non-wired pin (NW).

In the method of the present invention, the non-wired pin (NW) is wire-bonded to the metal lead frame 12. As best shown in FIG. 2, the metal lead frame 12 is connected electrically to one of the bonding pads 11 which is adapted to be connected electrically to a first power source via the semiconductor chip 10. It should be noted that, in the present embodiment, the semiconductor chip 10 has an N-substrate with an inherent resistance of about 5 Ω , and the first power source is a positive power source. A power-supply electrostatic-discharge protection device 2 is connected electrically to said one of the bonding pads 11 for discharging of 40 current that results from electrostatic discharge stressing of the non-wired pin. The protection device 2 includes a field effect transistor (T) which has a drain connected electrically to said one of the bonding pads 11, a source adapted to be connected electrically to a second power source and a gate connected electrically to the source thereof. In the present embodiment, the second power source is grounded. Since the current that results from electrostatic discharge stressing of the non-wired pin (NW) is discharged through the protection device 2, destruction of the adjacent wired pin (WP) that is adjacent to the non-wired pin (NW) and this caused by the ESD stressing to the non-wired pin (NW) is thus prevented. FIG. 3 shows the relationship between another type of power-supply electrostatic discharge protection device (2A) and the non-wired pin (NW') of the integrated circuit package. The power-supply electrostatic discharge protection device (2A) of FIG. 3 include a capacitor (C) which may be a build-in capacitor or an externally-connected capacitor. The capacitor (C) has a first terminal connected electrically to one of the bonding pads (11A) that is adapted to be connected electrically to a first power source, and a second terminal adapted to be connected electrically to a second power source. In the present embodiment, the first power source is a positive power source, while the second power source is grounded. It should be appreciated that the capacitance of the capacitor (C) should be relatively large.

SUMMARY OF THE INVENTION

The main objective of the present invention is to provide a method of preventing electrostatic discharge failure in an integrated circuit package.

According to the present invention, a method is provided for preventing electrostatic discharge failure in an integrated circuit package. The integrated circuit package includes a semiconductor chip, bonding pads on the semiconductor $_{45}$ chip, a metal lead frame contacting electrically with the semiconductor chip, a plurality of wired pins wire-bonded respectively to the bonding pads, and at least one non-wired pin. The electrostatic discharge failure is due to electrostatic discharge stressing of the non-wired pin. The method com- $_{50}$ prises the step of wire-bonding the non-wired pin to the metal lead frame.

BRIEF DESCRIPTION OF THE DRAWINGS

Other features and advantages of the present invention 55 will become apparent in the following detailed description of the preferred embodiments, with reference to the accompanying drawings, of which:

FIG. 1 is a schematic plan view illustrating the connection between a metal lead frame and a non-wired pin of an 60 integrated circuit package in accordance with the present invention;

FIG. 2 is a schematic circuit diagram illustrating one type of power-supply electrostatic discharge protected device connected to the non-wired pin of the integrated circuit 65 package which has a semiconductor chip having an N-substrate;

US RE37,982 E

5

3

FIG. 4 shows the relationship between another type of power-supply electrostatic discharge protection device (2B) and the non-wired pin (NW") of the integrated circuit package. The power-supply electrostatic discharge protection device (2B) of FIG. 4 includes a diode (D) which has a cathode connected electrically to one of the bonding pads (11B) that is adapted to be connected electrically to a first power source, and an anode adapted to be connected electrically to a second power source. In the present embodiment, the first power source is a positive power source, while the second power source is grounded.

FIG. 5 shows the relationship between another type of power-supply electrostatic discharge protection device (2C) and the non-wired pin (NW'") of the integrated circuit package. The power-supply electrostatic discharge protec-15 tion device (2C) of FIG. 5 includes a silicon-controlledrectifier. The silicon-controlled-rectifier includes a first transistor (BJT1) having an emitter connected electrically to one of the bonding pads (11C) that is adapted to be connected electrically to a first power source, a base adapted to be connected electrically to said one of the bonding pads (11C) via a first resistor (R1), and a collector adapted to be connected electrically to a second power source via a second resistor (R2), and a second transistor (BJT2) having a collector connected electrically to the base of the first 25 transistor (BJT1), a base connected electrically to the collector of the first transistor (BJT1), and an emitter adapted to be connected electrically to the second power source. In the present embodiment, the first power source is a positive power source, while the second power source is granulated. 30 FIG. 6 shows the relationship between another type of power-supply electrostatic discharge protection device (2D) and the non-wired pin (NW"") of the integrated circuit package. The power-supply electrostatic discharge protection device (2D) of FIG. 6 includes a field device (FD) which has a drain connected electrically to one of the bonding pads (11D) that is adapted to be connected electrically to a first power source, a source adapted to be connected electrically to a second power source, and a gate connected electrically to the drain thereof. In the present embodiment, the first $_{40}$ power source is a positive power source, while the second power source is grounded. Referring now to FIG. 7, the metal lead frame (12E) is connected electrically to one of the bonding pads (11E) which is adapted to be connected electrically to a first power 45 source via the semiconductor chip (10E). It should be noted that, in the present embodiment, the semiconductor chip (10E) has a P-substrate with an inherent resistance of about 5Ω , and the first power source is grounded. A power-supply electrostatic-discharge protection device (2E) is connected 50electrically to said one of the bonding pads (11E) for discharging of current that results from electrostatic discharge stressing of the non-wired pin. The protection device (2E) includes a field effect transistor (TE) which has a drain connected electrically to said one of the bonding pads (11E), 55 a source adapted to be connected electrically to a second power source and a gate connected electrically to the drain thereof. In the present embodiment, the second power source is a positive power source. Since the current that results from electrostatic discharge stressing of the non-wired pin 60 (NW'''') is discharged through the protection device (2E), destruction of the adjacent wired pin (not shown) that is adjacent to the non-wired pin (NW'"") and that is caused by the ESD stressing to the non-wired pin (NW'"") is thus prevented.

4

preferred embodiments, it is understood that this invention is not limited to the disclosed embodiments, but is intended to cover various arrangements included within the spirit and scope of the broadest interpretation so as to encompass all such modifications and equivalent arrangements.

I claim:

1. A method for preventing electrostatic discharge failure in an integrated circuit package which includes a semiconductor chip, bonding pads on the semiconductor chip, a 10 metal lead frame contacting electrically with the semiconductor chip, a plurality of wired pins wire-bonded respectively to the bonding pads, and at least one non-wired pin, the electrostatic discharge failure being due to electrostatic discharge stressing of the non-wired pin, said method comprising the step of: wire-bonding the non-wired pin to the metal lead frame. 2. A method as claimed in claim 1, further comprising the step of connecting electrically a power-supply electrostaticdischarge protection device to the lead frame through the semiconductor chip for discharging of current that results from electrostatic discharge stressing of the non-wired pin. 3. A method as claimed in claim 1, further comprising the step of connecting electrically a power-supply electrostaticdischarge protection device to one of the bonding pads that is for connecting electrically to a first power source, said protection device including a field effect transistor which has a drain connected electrically to said one of the bonding pads, a source for connecting electrically to a second power source and a gate connected electrically to said source thereof.

4. A method as claimed in claim 3, wherein said first power source is a positive power source, while said second power source is grounded.

5. A method as claimed in claim 1, further comprising the step of connecting electrically a power-supply electrostaticdischarge protection device to one of the bonding pads that is for connecting electrically to a first power source, said protection device including a capacitor which has a first terminal connected electrically to said one of the bonding pads, and a second terminal for connecting electrically to a second power source. 6. A method as claimed in claim 5, wherein said first power source is a positive power source, while said second power source is grounded. 7. A method as claimed in claim 1, further comprising the step of connecting electrically a power-supply electrostaticdischarge protection device to one of the bonding pads that is for connecting electrically to a first power source, said protection device including a diode which has a cathode connected electrically to said one of the bonding pads, and anode for connecting electrically to a second power source. 8. A method as claimed in claim 7, wherein said first power source is a positive power source, while said second power source is grounded. 9. A method as claimed in claim 1, further comprising the step of connecting electrically a power-supply electrostaticdischarge protection device to one of the bonding pads that is for connecting electrically to a first power source, said protection device including a first transistor having an emitter connected electrically to said one of the bonding pads via a first resistor, and a collector for connecting electrically to a second power source via a second resistor, and a second transistor having a collector connected electrically to the base of the first transistor, a base connected 65 electrically to the collector of the first transistor, and an emitter for connecting electrically to the second power source.

While the present invention has been described in connection with what is considered the most practical and

US RE37,982 E

5

10. A method as claimed in claim 9, wherein said first power source is a positive power source, while said second power source is grounded.

11. A method as claimed in claim 1, further comprising the step of connecting electrically a power-supply electrostatic- 5 discharge protection device to one of the bonding pads that is for connecting electrically to a first power source, said protection device including a field device which has a drain connected electrically to said one of the bonding pads, a source for connecting electrically to a second power source, 10 and a gate connected electrically to the drain thereof.

12. A method as claimed in claim 11, wherein said first power source is a positive power source, while said second

D

20. A method as claimed in claim 15, further comprising the step of coupling electrically the protection device to one of the bonding pads.

21. A method as claimed in claim 14, wherein the substrate is either one of an N-type substrate and a P-type substrate.

22. A method for preventing electrostatic discharge failure in an integrated circuit package which includes a semiconductor chip, bonding pads on the semiconductor chip, a lead frame for holding the semiconductor chip, a plurality of wired pins wire-bonded to the bonding pads, and at least one non-wired pin, said method comprising the step of:

power source is grounded.

13. A method as claimed in claim 11, wherein said first 15 power source is grounded, while said second power source is a positive power source.

14. A method for preventing electrostatic discharge failure in an integrated circuit package which includes a semiconductor chip with a substrate, a plurality of bonding 20 pads on the semiconductor chip, a plurality of wired pins wire-bonded to the bonding pads, and at least one non-wired pin, the electrostatic discharge failure being due to electrostatic discharge stressing of the non-wired pin, said method *comprising the step of:*

providing an electrical coupling between the non-wired pin and the substrate of the semiconductor chip. 15. A method as claimed in claim 14, further comprising the steps of:

- coupling electrically a first power source node to the substrate; and
- coupling electrically an electrostatic-discharge protection device between the first power source node and a second power source node.

wire-bonding the non-wired pin into the lead frame. 23. An integrated circuit package protected against electrostatic discharge failure, said integrated circuit package comprising a semiconductor chip, a plurality of bonding pads on said semiconductor chip, a plurality of wired pins wire-bonded to said bonding pads, and at least one nonwired pin coupled electrically to a first power-source node.

24. An integrated circuit package as claimed in claim 23, further comprising an electrostatic-discharge protection device coupled between said first power source node and a second power source node.

25. An integrated circuit package as claimed in claim 23, wherein said semiconductor chip has a substrate, and said first power source node is coupled electrically to said substrate.

26. An integrated circuit package as claimed in claim 23, wherein said first power source node is coupled electrically to one of said bonding pads.

27. An integrated circuit package as claimed in claim 24, 35 wherein said protection device includes a capacitor.

16. A method as claimed in claim 15, wherein the protection device includes a capacitor coupled between the first and second power source nodes.

17. A method as claimed in claim 16, wherein the capacitor is a built-in capacitor.

18. A method as claimed in claim 15, wherein one of the first and second power source nodes is a positive power source node, and the other one of the first and second power source nodes is a ground node.

19. A method as claimed in claim 15, wherein the pro- $_{45}$ tection device includes at least an element selected from the group of a diode, a transistor, a field device and a siliconcontrolled-rectifier.

28. An integrated circuit package as claimed in claim 27, wherein said capacitor is a built-in capacitor.

29. An integrated circuit package as claimed in claim 24, wherein said protection device includes at least an element selected from the group of a diode, a transistor, a field device and a silicon-controlled-rectifier.

30. An integrated circuit package as claimed in claim 23, wherein said first power source node is a positive powersource node.

31. An integrated circuit package as claimed in claim 23, wherein said first power source node is a ground node.

40