

US00RE35336E

United States Patent

[11] E

Re. 35,336 Patent Number:

Ulch et al.

[45] Reissued Date of Patent:

Sep. 24, 1996

[54]	SELF-CONTAINED PROGRAMMABLE			
_	TERMINAL FOR SECURITY SYSTEMS			

Inventors: Bryan D. Ulch, Valencia; Donald P. [75]

Sturgis, Claremont; Robert J. Fox, Los

Angeles, all of Calif.

Assignee: Casi-Rusco, Inc. [73]

Appl. No.: 930,855

Aug. 14, 1992 Filed: [22]

Related U.S. Patent Documents

Re	issue	of:

Patent No.: [64]

4,218,690

Issued:

Aug. 19, 1980

Appl. No.:

874,283

Feb. 1, 1978 Filed:

G05B 23/00 U.S. Cl. 340/825.31; 340/652

[58]

340/825.34; 235/382

References Cited [56]

U.S. PATENT DOCUMENTS

3,581,282	5/1971	Altman.
3,761,682	9/1973	Barnes et al
3,781,805	12/1973	O'Neal, Jr
3,848,229	11/1974	Perron et al
3,852,571	12/1974	Hall.
3,859,634	1/1975	Perron et al
3,866,173	2/1975	Moorman et al 340/825.31

3,896,266	7/1975	Waterbury.
3,959,633	5/1976	Lawrence et al
4,025,760	5/1977	Trenkamp 340/825.34
		Ulch

FOREIGN PATENT DOCUMENTS

1300848 12/1972 United Kingdom. 12/1975 United Kingdom. 1407660 United Kingdom. 1467155 9/1993


Primary Examiner—Michael Horabik


Attorney, Agent, or Firm-Knobbe, Martens, Olson & Bear


ABSTRACT [57]


A security system is disclosed which utilizes plural remote terminals for controlling access at plural locations throughout a secured area or building. Each of these remote terminals is capable of independent functioning, and includes a memory for storing plural independent identification numbers which define the personnel who will be granted access. These numbers stored in the terminal memories may be different from terminal to terminal, or may be uniform throughout the system, and may be the same as a list stored at a central processing location. Thus, access may be limited to the same group of individuals regardless of whether it is provided by a central memory list or a remote memory list. The remote memories provide total memory flexibility, so that the deletion of identification numbers from the list does not reduce the memory size. The memory, in addition to identification numbers, stores data defining real time access limitations for each of the individuals who will be granted access, so that flexibility in time of day access control is provided on a programmable basis.


14 Claims, 3 Drawing Sheets











SELF-CONTAINED PROGRAMMABLE TERMINAL FOR SECURITY SYSTEMS

Matter enclosed in heavy brackets [] appears in the original patent but forms no part of this reissue specification; matter printed in italics indicates the additions made by reissue.

BACKGROUND OF THE INVENTION

This invention relates to security systems and, in the preferred embodiment, to magnetically encoded data card security systems in which access at a secured location is controlled by a comparison of data on a card inserted by personnel into the system with data stored in the system and defining those persons who shall be granted access. More particularly, this invention relates to a system in which, in addition to card data, keyboard data may be entered by persons wishing access, the keyboard data being a combination and permutation of the card data. In such a system, the present invention provides a substantially broader degree of flexibility in system control than was previously available, since it permits independent programming of terminals at each of plural remote locations in a system where the remote terminals, under normal circumstances, operate in conjunction with a central processor to regulate access. Thus, with this system flexibility, it is possible, even when communication is interrupted between the central processor and the remote terminals, to limit access at the remote terminals in accordance with either (a) the same identification list as is stored in the main memory, (b) a more stringent list, or (c) a more liberal list, as the user desires. Such flexibility has not heretofore been available. Furthermore, the ability to program a memory list to define who shall be provided access at each of the independent terminals, is accomplished in the present invention in a manner which permits identification numbers to be added and deleted from the system without affecting the system's memory capacity.

Security systems utilizing remote terminals to limit access at individual remote locations have, in the past, utilized static magnetic card readers at these remote locations for controlling access through electrically operable devices, such as doors, turnstiles, printers, etc. Prior art systems have been devised in which the remote card readers communicate with a central data processor or operate as stand-alone units.

The card or badge bearing encoded data used for controlling access is typically inserted into a slot of a reader which reads and decodes the data on the card. Advantageously, this data is encoded as a plurality of magnetically polarized spots in a sheet of magnetic material. Such encoded data normally includes an identification number or numbers identifying the card holder. During use, this number encoded by the card is compared with a number or numbers stored in the central computer terminal in multi-terminal systems using central processors or at the remote locations in totally stand-alone systems, all to ascertain whether the individual inserting the card is entitled to access to a building, room, parking lot, or the like.

In one prior art embodiment, the magnetically polarized 60 spots are used to directly actuate a read relay or other moving switch mechanism located within the reader. In the state-of-the-art system, as is exemplified by U.S. Pat. No. 3,686,479 entitled "Static Reader System For Magnetic Cards", assigned to A-T-O, Inc., assignee of the present 65 invention, electromagnetic solid state sensors are used. These sensors are disclosed and claimed in U.S. Pat. No.

2

3,717,749, also assigned to A-T-O, Inc. These patents are hereby incorporated in this disclosure by reference. Such systems have been found to be very reliable and are in use as access control systems in a number of different industries, universities, and government installations.

Operation of such systems as a part of a security network employing a central processor is disclosed and claimed in U.S. Pat. No. 4,004,134, also assigned to A-T-O, Inc., and also incorporated herein by reference. This latter system incorporates a central processor which periodically and sequentially polls each of the remote terminals in the system. The remote terminals are able to transfer data to the central processor only on receipt of a polling pulse. At the central terminal, data read at the remote location from an inserted card is compared with a master list which includes those persons who shall be given access at that remote location. Such systems, in the past, have permitted a limited degree of remote terminal operation, even if some or all of the interconnecting lines between the remote terminal and the central processor have been interrupted. The systems, however, generally require that a much simpler test be made of persons wishing entrance during such degraded mode operation, and thus the group of persons allowed access at such times is, of necessity, much larger than would normally be granted access. This is a distinct disadvantage in such systems, since it does not permit a controlled programmable access under all circumstances as is often required in secured locations.

An improved system for providing degraded operation in such a central processor-oriented system is disclosed and claimed in patent application Ser. No. 830,002, filed Sep. 1, 1977, entitled "Circuit For Controlling Automatic Off-Line Operation of An On-Line Card Reader", assigned to A-T-O, Inc., the assignee of the present invention, and incorporated herein by reference. Even in that improved system, there is no substantial system flexibility regarding the persons who will be granted access during degraded mode operation, and it is common in a system of that type to provide access during degraded mode operation to any person having a card coded for use within the overall security system, even if it is not coded for use at this particular remote location.

The communication lines used in a security system of this type, where a central processor is utilized for controlling the operation of plural remote terminals, provide an even greater level of security if the communication lines are monitored to assure that they are not tampered with and that their integrity is not degraded. A system for accomplishing this purpose is disclosed and claimed in U.S. patent application Ser. No. 827,994, filed Aug. 26, 1977, and entitled "System For Monitoring Integrity of Communication Lines In Security Systems Having Remote Terminals", this application being assigned to A-T-O, Inc., the assignee of the present invention and incorporated herein by reference.

It has also been known in the prior art to include at the remote location a keyboard. Typically such keyboard systems require that persons wishing access, in addition to the insertion of a magnetically encoded data card, are required to enter keyboard data, typically a sequence of digits. These digits have typically comprised a particular permutation and combination of the data encoded on the employee's card, the particular permutation and combination often being different for different remote terminals. Some prior systems have used hardwired permutation and combination circuits which did not permit alteration after the system was installed. A more advanced keyboard system, which permits programming of the particular permutation and combination after installation, is disclosed and claimed in U.S. patent application Ser.

No. 830,004, filed Sept. 1, 1977, entitled "Remotely Programmable Keyboard Sequence For A Security System", assigned to A-T-O, Inc., the assignee of the present invention and incorporated herein by reference.

While these systems disclosed in the prior art have provided a relatively flexible, sophisticated security network, certain persistent problems have remained unsolved. One of these problems involves the fact that systems utilizing a central processor invariably provide very broadly based access during degraded communication line operation. In addition, the prior art systems in which remote terminals are used to store lists of identification numbers for selective access have permitted changes in the access lists only at the expense of reduced memory size since, in the prior art, the elimination of an identification number from a 15 memory storage location has typically required the destruction of that memory location.

In addition, those prior art systems which utilized real-time clocks for limiting access through a particular terminal to different personnel at different times of day, have been fairly limited in their flexibility and typically required that a person be issued a new entrance card or badge if his time of entry was to be changed. Such systems, therefore, greatly reduced the flexibility of real-time access control. In addition, such systems have not provided plural overlapping time zones so that various personnel could be provided access at different times of day which were not mutually exclusive.

SUMMARY OF THE INVENTION

The present invention solves these persistent problems in the prior art and provides, through their solution, an extremely powerful and flexible terminal system for secured access control. This system includes independent programmable identification listings at each of the plural remote locations of those individuals who will be granted access at such locations. In addition, the system permits connection of a plurality of these remote terminals to a central processor which includes its own programmable memory listing of personnel who will be provided access at each of the remote locations. During normal operation, when a central processor is used, this central memory is used to provide access at each of the remote locations, since the use of a central 45 processor permits a printer to be added to the system, which printer provides a record of personnel movement throughout the system on a continuous basis. The central processor system also permits programming of each of the remote units from a central location and thus makes the system easier to control and to operate.

Nevertheless, any difficulty in communication between the central processor and the remote terminals in this system will not degrade the system operation, since a complete list of personnel who will be provided access is stored in a programmable memory at the remote location. Thus, when faulty communication lines are detected, the system interrogates its own memory for access control, and the person inserting a card at the remote terminal has no way of determining that the communication lines are impaired.

Furthermore, the system of the present invention provides a flexible, solid state programmable memory which is operated in a manner which maintains identification numbers in numerical order within the memory. Such numerical ordering permits a binary search to be conducted so that an 65 efficient determination can be made to determine whether a particular number is stored in the memory. When a number

4

is deleted from the memory, the remaining entries in the memory are shifted to close the data order so that no voids remain. Thus, the end of the memory can always be checked to determine whether there is room for additional identification numbers.

It will be appreciated, of course, that since the terminals of the present invention have the capability of such standalone operation, they can be used in a totally stand-alone application where no central processor is provided. Even in such an application, these terminals permit total programming flexibility at each of the remote locations. It will be appreciated that, utilizing a terminal of this type, a mixed system, some terminals centrally controlled and some operated as stand-alone units, is permissible utilizing the same terminal throughout the system. In addition, it is possible to install a plurality of stand-alone terminals with the expectation that, at a later date as system requirements increase, a central processor may be added to control the already installed stand-alone remote terminals.

Whereas in the prior art systems which have time of day access control, a portion of a user's identification number typically included a time of day code, the present system utilizes such a time of day code only in combination with a user's identification number in memory. Thus, the user's card or badge does not itself define a time of day, and access at different remote locations may be provided using a single card at different times of day. In use, the present system responds to the insertion of a card by finding the user's identification number in memory and accessing an associated plurality of bits which determine the times of day at which access will be provided. If this defined time of day conforms with the time of day as monitored by real time clocks within the system, access will be provided. The time of day may be changed by changing each of plural clocks within the clock system itself. In addition, the particular clocks used for controlling access for each individual are programmable within the memory.

These and other advantages of the present invention are best understood through a reference to the drawings, in which:

FIG. 1 is a schematic diagram of the overall system of the present invention showing the primary elements of a central processing unit and plural remote units;

FIG. 2 is a more detailed schematic diagram showing the operation of the memory, memory control, and real-time sensor of the remote terminals of FIG. 1;

FIG. 3 is a flow chart showing the operation of an insertion loop counter and its associated electronic elements, all of which are shown in FIG. 2;

FIG. 4 is a flow chart showing the sequential operation of a deletion loop counter and its associated electronics, all as shown in FIG. 2; and

FIG. 5 is a schematic block diagram illustration of a programmable microprocessor system utilizing a program as included in this application for accomplishing the same basic functions provided by the hardwired embodiment of FIGS. 1-4.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT

Referring initially to FIG. 1, a central data processing unit 11 is shown connected to a particular remote terminal 13 by a pair of polling and data lines 15,17 and a pair of data lines 19 and 21. The polling lines 15 and 17, in a typical

application, are unidirectional lines which enable the central data processing unit 11 to sequentially interrogate and send data to a plurality of remote terminals 13, 23, 25, etc. to determine which of these remote terminals require servicing. It will be understood throughout the remainder of the specification in this application that a large number of remote terminals may be connected to a single central

remote terminals may be connected to a single central processing unit 11 and that each of the remote terminals 23 and 25 performs substantially the functions described below with reference to the remote terminal 13.

It should be understood that the lines 15,17 are a line pair, the line 17, for example, providing a return for the line 15. Similarly, the line 21 provides a return for line 19. Polling signals and data which initiate at the central processor 11 are communicated to the remote terminal 13 on the line pair 15,17. Similarly, data signals produced at the remote terminal 13 are communicated to the central processor 11 on the line pair 19,21. It will be appreciated that words communicated on the line pairs 15,17 and 19,21 are most advantageously connected within the central and remote units 11,13 to shift registers 27–33. Thus, data sequentially clocked from register 27 onto lines 15,17 may be self-clocked, as shown by line 35 into shift register 29. Similarly, data sequentially clocked from the shift register 33 may be self-clocked, as shown by the connection 37, into the shift register 31.

Although the details of a line integrity monitoring system are not shown in FIG. 1 (in order to maintain the clarity of this disclosure), such a system is typically included in the communication system between the central processing unit 30 11 and the remote terminal 13, and is shown in FIG. 1 as a first line integrity monitor 39 within the remote terminal 13 interconnected between the shift registers 29 and 33, and a second line integrity monitor 41 in the central processing unit 11 interconnected between the shift register 31 and the shift register 27. The details of the line integrity monitoring circuits 39 and 41 are described in patent application Ser. No. 827,994, filed Aug. 26, 1977, mentioned previously. For the purpose of the present application, it is sufficient to understand that the line integrity monitoring system 41 40 causes the shift register 27 to sequentially poll the remote terminals 13,23,25, etc. by sending a polling signal on the lines 15 and 17. The remote terminals 13,23,25, etc., through the line integrity monitoring circuitry 39, respond to these polling signals by providing a calculated, predetermined 45 response which is transmitted by way of the shift register 33 and data lines 19 and 21 to the shift register 31. This data returned from the remote terminal and placed in a shift register 31 is compared by the line integrity monitoring circuit 41 to determine whether an appropriate response has been received from the remote terminal and to thus verify the integrity of the lines 15,17,19,21. It will be understood by those skilled in this art that the continued integrity of these data and communication lines is extremely important, since systems built in accordance with the present invention are used to limit personnel access and the line integrity monitoring circuit 39,41 can provide an alarm, for example, at the central processor 11, whenever an intruder (or other cause) has interfered with the communication line network.

It is important to recognize at the outset of this disclosure that the remote terminal 13 is designed to operate as a stand-alone unit as well as a remote terminal for a central processor 11, and that it can therefore be utilized without the data communication lines 15 through 21, as described below.

A card reader or sensor 43, located in the remote terminal 13, substantially is described and claimed in U.S. Pat. Nos.

6

3,686,479 and 3,717,749, is used to sense magnetically encoded data on a card or badge inserted into the card reader 43. This data is transmitted, as by a line 45, to a buffer or storage register 47. In a typical system, the buffer 47 provides storage for five decimal digits, each of which can be any integer between zero and nine. The communication of these five digits requires four binary digits each, so that the interconnecting line 45, as well as the buffer 47, must be a 20-bit wide device. Data from the card inserted into the card reader 43 and supplying the 20 bits of information is typically placed into the register In the system of the present invention, this data will either be compared with data in a memory 49 (in the remote unit 13) to determine whether the five-digit identification number is present in the memory 49, or will be compared with data stored in the central processor 11, if it is connected. A degraded mode sensor 42 is typically connected in series between the buffer 47 and the memory 49 and is used to selectively send data from the buffer 47 via the shift register 33 to the central processor 11 or directly to the memory 49, depending upon the mode of operation of the terminal 13. If the terminal 13 is used as a stand-alone terminal, the degraded mode sensor 42 is bypassed so that the buffer 47 is linked directly to the memory system within the remote terminal. Alternatively, if the terminal 13 is used with a central processor, the degraded mode sensor 42 normally transmits data from the buffer 47 to the central processor unit via shift register 33 but can be used when the communication lines are degraded to transfer data from the buffer 47 directly to the memory 49 within the remote terminal. The degraded mode sensor may be substantially as described and claimed in patent application Ser. No. 830, 002, filed Sept. 1, 1977, and referenced above.

If the memory 49 is being used, and stores an identification number identical to that in buffer 47, it will store, in conjunction with the number, a time code. This time code will be supplied by a memory control circuit 63, associated with the memory 49, to a real-time sensor circuit 51 which provides real-time input for the remote terminal 13. If the real-time input from the circuit 51 corresponds with the time data from the memory 49, the real-time circuit 51 will enable a gate 53 to provide access at the remote location, as through a door access control circuit 54.

In this system it is possible to provide, in addition to the memory 49, a secondary means for screening personnel for access. This mechanism includes a keyboard 55 attached to a buffer 57 and a circuit 59, referred to in FIG. 1 as an IDEC circuit. The IDEC circuit 59 is described in detail in patent application Set. No. 830,004, filed Sept. 1, 1977 and referred to previously. For the purpose of the present application, it is sufficient to understand that the IDEC circuit 59 requires that the person requiring access at the door 54 must input a sequence of numbers at the keyboard 55, which is identical to a plurality of numbers read by the card reader 43, but altered in sequence. The IDEC circuit responds to the data from the buffer 47 as well as the data from the buffer 57 to assure that the proper digits in the proper sequence are input at the keyboard 55. An output from the IDEC circuit 59 on line 61 is required at the gate 53, along with the output from the time of day circuit 51, in order to provide access at the door 54. It should be noted that the IDEC system 59 within the terminal 13 may be used regardless of whether the memory 49 or the central processor 11 memory is used for identification number comparisons.

It will be understood by those skilled in the art that the buffer 47 does not communicate directly with the memory 49, but rather is connected to a memory control 63 which accesses data to and from the memory and organizes the data

in memory. This memory control 63 is connected to the keyboard 55 for programming purposes, as shown by line 65, which is connected in series with a supervisor's access circuit 67. The supervisor's access circuit 67 is connected to the buffer 47 and assures that, unless a supervisor's card has 5 been inserted in the card reader 4,3, the keyboard 55 cannot be used to change the identification numbers or time zones stored in the memory 49. Thus, the keyboard 55 is connected to the IDEC circuit 59 at all times, but is connected to the memory control circuit 63 only when a supervisor's card is 10 used. The supervisor's access module 67 is described and claimed in patent application Ser. No. 827,993, filed Aug. 26, 1977, and referred to above. Although not shown in detail in FIG. 1, it will be understood from the description in that application that the circuit 67 compares data from the 15 buffer with a register to determine whether a supervisor's card has been inserted at the card reader 43, and permits access to the write logic incorporated in the memory control **63**.

As has been common in the prior art, the central processor 11 may include a memory 69 and memory control 71 as well as a keyboard 73. Thus, the central processor, by monitoring data received from the remote unit 13 and placed in the shift register 31, may be used to grant or deny access through appropriate polling signals supplied from the memory 69 to 25the shift register 17. While the use, in general, of such a system at the central processor 11 forms a part of the present invention, the details are well known. Thus, the programming of the memory 69 utilizing the keyboard 73 and control 71 may be substantially identical to the programming ³⁰ described below for the memory 49 utilizing the memory control 63 and keyboard 55 at the remote unit. Furthermore, it should be understood that, using the techniques for programming which are described below, and well known communication techniques, it is possible through the com- 35 munication lines 15-21 to interconnect the keyboard 73 with the memory control 63 in a standard fashion, so that the keyboard 73 may be used to program the memory 49 in one of the remote units 13.

It will also be understood that it is common at the central processor 11 to include a printer 73, typically connected to the memory control 71, for making a permanent record of access authorizations and denials at each of the remote units 13, so that the flow of personnel throughout the security system can be monitored.

Referring to FIG. 2, the details of the memory 49, the memory control 63 as well as the real-time sensor and its connections to the gate 53 and door access control 55, will be described.

The memory 49 is shown schematically in FIG. 2 to include five columns of card identification data digits and a single column of time code digits. The memory 49 stores in numerical sequence the five-digit identification numbers corresponding to the cards or badges of those personnel who are to be granted access at this remote terminal. Following each such identification number is a time code between 1 and 8 delineating the times of day when that particular individual is to be granted access. This time of day control will be understood in more detail through the description 60 which follows.

The memory 49 is a read and write memory, or RAM memory, as is commonly used in digital circuits and is accessed by means of an address buffer 77 which forms a part of the memory control 63. A data buffer 79 is directly 65 connected to the memory 49 and is used to access data from the memory 49 in accordance with the address 77. In the

simplest utilization of the memory 49, data from the card reader buffer 47 is supplied on a line 81 to a comparator 83 which is also supplied with data from the data buffer 79. The comparator 83 is designed to provide a signal on a plus line 85 whenever the number accessed from the card reader buffer 47 is smaller than the data from buffer 79, to provide a signal on a 5 minus line 87 whenever the data from the buffer 47 is larger than the data from the buffer 79 and to supply a signal on a zero line 89 when the data from the card reader buffer 47 is identical to the card identification data read from the data buffer 79. It will be understood that, since the time code data is not available from the buffer 47, only the card identification number portion, that is, the mostsignificant five digits, from the memory 49 is compared in the comparator 83. If the identification number from the buffer 47 is identical to the identification number accessed from the memory 49, indicating that the identification number from the card is present in the memory 49, a gate 93 is enabled to transfer the last four binary bits, conducted from the data buffer 79 on line 91, to the real-time sensor 51. This line 91 carries the decimal digit 1 through 8 which identifies the time code when access is to be permitted for this particular individual. The signal on line 89 enables the gate indicating that the user's identification number is stored in memory.

It can be seen that the signal on line 89 is used to enable the gate 93 to access the time code data to the real-time sensor 51. Except on rare coincidences, the line 89 will not provide a signal, however, until a search for this identification number has been completed.

A search is accomplished as follows. In all cases, the address buffer 77 is initially accessed to the center location of the memory 49. This is accomplished by a shift register 95 which includes nine bit positions, eight of which are filled by consecutive zeroes and one of which 5 is filled by a one. The binary 1 is in the most-significant bit position at the beginning of any data search. Thus, the binary number 1,0,0,0,0,0,0,0,0 is accessed on a line 97 from the shift register 95 and ORed in a gate 99 with a temporary address buffer 101 which, at the beginning of the search, stores the nine-digit binary number 0,0,0,0,0,0,0,0. This address is supplied to the address buffer 77 and selects the center position in the memory 49. In response to this accessing, the data buffer 79 is supplied with the center word in the memory 49, and 5 this word is automatically compared with the identification number from the card data buffer 47. If the identification number, accessed at this central point from the memory 49, is smaller than the card identification number from the buffer 47, a signal will be produced on line 85 which will enable a gate 103 to supply the data from the address buffer 77 to the temporary address buffer 101. The temporary address buffer 101 in this instance will contain the word 1,0,0,0,0,0,0,0,0, designating the center location in memory 49. The signal on line 85 is also supplied through an OR gate 105 to a delay 107 which in turn clocks the shift register 95.

The shift register 95 is made recirculating by the connection 108, and the 1 in the most-significant bit position is thus clocked to the second most-significant bit position. If, on the other hand, the number accessed at the central location in the memory 49 is larger than the identification number from the buffer 47, a signal will be produced on line 87 which will recirculate (using gate 105 and delay 107) by one bit the shift register 95, but will not enable the gate 103. The number in the address buffer 77 will thus not be supplied to the temporary address buffer 101.

This searching routine continues so that each time that the comparator 83 produces a plus or minus output signal on line

85 or 87, the binary number in the shift register 95 is circulated by one count. The circulated number in this register 95 is ORed with the temporary address buffer 101, to change the address buffer 77 and thus address a new location in the memory. At the same time, the temporary address buffer is supplied with the additional digit from the shift register 95 only if the output from the comparator 83 indicates that the data is at a higher address location in the memory 49. Thus, the search continues, one bit at a time, in a normal binary search fashion. At each step, the next 10 most-significant bit of the address buffer 77 is made a one if the data is at a higher address in the memory 49. Alternatively, the next most-significant bit of the address buffer 77 is made a zero if the data is at a lower address in the memory 49. This selective addressing is accomplished by either enabling or not enabling, respectively, the gate 103. Ultimately, this search process will locate the position in memory 49 at which the data from the buffer 47 should be stored, and if such data is stored in the memory 49, the data buffer 79 will store the same card identification number as is accessed on line 81, so that a zero signal will be produced on line 89 to gate the time code to the real-time sensor 51. Alternatively, if the search is completed, so that a binary one exists in the least-significant bit position of the shift register 97, this bit will be shifted on the last signal from the delay 107 to the most-significant bit position. As the one digit is thus shifted by the line 108, it is coupled by line 109 to temporarily disable a gate 111 which temporarily prohibits signals from the OR gate 105 from again actuating the shift register 95, and the search is thus terminated. This same signal on line 109 is used to clear the temporary address buffer 101.

If the search terminates without a zero signal being provided on line 89 from the comparator 83, no signals are produced which will enable the gate 93, and access will not be permitted to the card holder. Obviously, at any time during the search that a zero signal is produced, the search stops, since no signal is supplied to the OR gate 105, and access is immediately permitted if the time of day code compares favorably with the real time, as will be explained in more detail below.

The remainder of the circuitry associated with the memory control circuit 63 is utilized primarily for programming the memory 49 to add or delete identification numbers from the memory 49 or to search the memory 49 for 45 programming purposes, so that the system user may provide access at this remote location for only selected personnel. As previously explained, a supervisor's card is utilized to provide program access, and this access supplies keyboard data from the program access control circuit 67 to a buffer 50 113, shown in FIG. 2. In a number of cases, the programmer will utilize the keyboard to place an identification number in the buffer 113, followed by a code indicating the operation to be conducted. Thus, for example, the programmer may place an identification number in the buffer 113 and utilize 55 an additional keystroke to indicate that this identificationnumber is to be inserted into the memory, so that an additional employee will be granted access. Alternatively, the additional keystroke may be used to delete this number from memory or simply to search the memory for this 60 member. In some cases, only a single keystroke is used, as, for example, when the programmer wishes to simply increment or decrement the memory address register 77.

Whenever signals are present on line 67 indicating that program access control has been granted, a line 115 coupled 65 to line 67 enables a display 117, the first five digits of which, that is, the identification number digits of which, are pro-

vided by the buffer 113. The last digit, reserved for the time code digit from the memory 49, is supplied by the line 91 to the display 117. Thus, the programmer can see the identification number that the keys into the buffer 113, but his last keystroke which indicates the operation he wishes to perform, will not operate the display 117. Rather, the last keystroke will begin a search or other operation which will result in dam being placed in the data buffer 79. Ultimately, the last digit of the display 117 will indicate the results of the search or other step by displaying the last digit from the data buffer 79.

The identification number from the buffer 113 is coupled by a line 119 to the comparator 83, while the least-significant bit is coupled by a line 121 to a plurality of comparators. If the least-significant keystroke identifies a memory address incrementing step, data identical to the keystroke is supplied by a buffer 123 so that a comparator 125 supplies a signal on line 127 to an adder 129 which adds unity from a register 131 to the current value of the address buffer 77, as supplied on line 133, and supplies the sum back to the address buffer 77 on line 135. Thus, each time that this keystroke is entered, the address in register 77 is incremented by one location, as required by the programmer. In a similar fashion, a decrementing keystroke will compare favorably in a comparator 137 with data from a buffer 139 to provide a signal on Mine 141 to add a minus one in a buffer 143 to the value in the address buffer 77, as accessed on line 145, so that an adder 147 provides on line 149 a decremented address, permitting the programmer to decrement the memory location address in register 77 for programming purposes.

If the programmer utilizes a keystroke which requires a search of the memory 69, after first introducing an identification number into the buffer 113, a search routine will be implemented which will search the memory 49 to determine whether the identification number in the buffer 113 exists in the memory 49 and, if so, during what time zones that individual is allowed access. This is accomplished by first comparing the keystroke data with a search keystroke indication in a buffer 151, that a comparator 153 provides a signal on line 155 to enable a gate 157 which supplies the identification number from the butter 113 to the comparator 83. The comparator 83 then initiates a search routine in a binary fashion, as previously described, to ultimately provide on lines 91 the decimal digit indicating the time access code for this particular identification number, which time access code will be displayed on the display 117 along with the identification number which was searched. If the identification number is not in the memory 49, a zero output signal on line 89 will not be produced by the comparator 83, and the gate 93 will not be enabled. Thus, no display will appear in the least-significant bit position of the display 117. Alternatively, the system could be designed to provide a zero in the least-significant bit position of the display 117 if the searched identification number is not present in the memory

If, as the least-significant bit after the insertion of an identification number in the buffer 113, the programmer depresses a key which provides an instruction to insert this identification number as a new or additional identification number in the memory 49, a comparator 159 will provide an output signal because of identity between the keystroke data and data from a buffer 161, the signal being provided from the comparator 159 on line 163 to initiate the operation of a counter 165. This operation is initiated by placing the pulse on the clocking input 167 of the counter 165 so that the counter counts to its first position, placing an output signal on a 1 count line 169. When a signal is present on line 169,

a comparator 171 compares a delimiter register 173 with a register 175 which stores a count equivalent to the last storage location in the memory 49. The delimiter register 173, as will be understood through the following description, is continuously updated so that it stores a number equal to the number of words stored in the memory 49. When the number in the delimiter register 173 is equal to the number stored in the register 175, this is an indication that the memory 49 is full and the comparator 171 will produce a signal on line 177 to energize a front panel display 179 indicating to the programmer that the memory is full, and that no additional identification numbers should be inserted without first deleting some identification numbers. Furthermore, the full memory indication is not connected to clock the counter 165, so the insert routine will not continue.

If the memory 49 is not full, the comparator 171 will produce a signal on line 181 indicating that the registers 173 and 175 did not store equal numbers. This signal on line 181 is used for clocking the counter 165 to its second count position, producing a signal on line 183. The programmer 20 will have been told that, prior to an insert operation, a search operation should be conducted using the comparator 153 so that, at the time the insert operation is conducted, the address buffer 77 will be addressing the memory 49 at a location immediately preceding or immediately following the loca- 25 tion where the new identification number should be inserted. At the end of the search routine, the comparator 83 will provide a plus signal on line 85 if the new data word should immediately precede the present location of the address buffer 77 or a minus signal if it should immediately follow 30 this word. During the insert routine, the output lines of the comparator 83 are checked at the second clock position by ANDing the line 183 in gates 185 and 187 with the minus line 87 and plus line 85, respectively, from the comparator 83. If the minus line 87 contains a logic signal, the AND gate 185 produces an output signal on line 189 to again clock the counter 165 to produce an output signal on its 3-count line 191. If, on the other hand, the plus line 85 is at a positive level, the AND gate 187 will provide a signal on line 193 to a buffer 195 enabling that buffer 195 to input on a plurality 40 of lines 197 to the counter 165 a 6-count, so that the counter 165 will jump from its 2-count position to its 6-count position. This latter step is necessary so that if the new data word is to be stored at the next data position in memory 49 (a plus signal on line 85), a routine will be implemented 45 which skips a data position in the memory 49. If, on the other hand, the present data position where the address buffer 77 presently points is not to be skipped (since the new data word is to go at this present position), the next series of steps between count 2 and count 6 of the counter 165 are used for 50 removing and temporarily storing the presently addressed word from the memory 49, as will be seen from a description of these steps.

When the signal on line 189 clocks the counter 165 to its three count, the signal on line 191 enables a gate 194 so that 55 data from the data buffer 79 is accessed in parallel to a temporary storage buffer 196. This step is used to save the identification number in the current memory location. It will be seen as this description follows that the current memory location is stored in the next lower memory location, while 60 the word from that lower position is, in turn, stored in the next succeeding lower position. Thus, when a new word is placed in memory 49, the counter 165 is used to sequence a repeating routine which shifts the remaining data in the memory 49 toward the bottom of the memory 49 by one 65 step, making room at the proper location in numerical order for the newly added data word.

Once the current identification number has been stored in the temporary register 196, a delay 198 connected to the line 191 is used to clock the counter 165 to its 4-count position. This 4-count position provides a signal on line 201 which enables a gate 203 connecting the buffer 113 to write logic 205 associated with the memory 49. Thus, at count 4, the data previously stored in the current memory location is automatically erased and the new identification number is written in this storage location. A delay circuit 207 connected to the line 201 is used to again clock the counter 165 at the completion of this writing operation so that the counter produces a 5-count output on line 211 which accesses the data word from the temporary buffer 196 into the buffer 113, erasing the number previously stored in the buffer 113, by enabling a gate 213 interconnecting these buffers. This places the number previously stored in the memory 49 (which was removed to make room for the new word) into the buffer 113, so that, on the next circulation of the counter 165, it can be written into the next successive location in the memory 49.

A delay 215 connected to line 211 clocks the counter 165 after the data has been accessed into the buffer 113 and the counter 165 then provides a 6-count output on line 217 which is connected to line 127 to increment the addressed location in the memory 49 as previously described. The line 217 is additionally connected through a delay 219 to clock the counter 165 to its seventh and final output position. It will be recognized that, at the sixth count position, the signal on line 217 incremented the memory 49 location so that the next successive memory word is being accessed. This memory word should be larger than the word currently in the buffer 113, unless we have reached the end of the data in the memory 49, in which case the new word would be 0,0,0,0 and thus smaller than the word stored presently in the buffer 113. Thus, the signals on lines 85 and 87 can be utilized to determine whether the insert routine should stop. The signal on line 221, indicating count 7, is ANDed with the signal on line 85 in AND gate 223 and with the signal on line 87 in AND gate 225. If the AND gate 223 produces an output signal, this signal is connected to an incrementing circuit 227 which is, in turn, connected to increment the delimiting register 173 adding one count to this register. If, on the other hand, the memory transfer operation has not been completed, the output signal from gate 225 will be used, through a delay 229, to clock the counter 165 back to its 3-count position by utilizing a 3-count register 231 to place a count of three in the counter 165. Thus, the sequence continuously loops through counts 3 through 7 until each of the words in the memory 49 has been shifted down one count, and the delimiter register 173 has been incremented. This entire insert routine is shown in the flow chart of FIG. 3. It can be seen from that low chart that each element of memory data is shifted toward the end of the memory by one position to make room for the new element. The delimiter is then incremented and the process comes to a stop.

A similar process is generated by a keyboard keystroke which provides on line 121 a delete signal which compares favorably with a delete word stored in a buffer 233. This sequence is shown in the flow chart of FIG. 4 and can be followed there as well as in the schematic diagram of FIG. 2. Signals from the comparator 238 connected to the buffer 233 indicate that a keystroke demanding a dam element deletion from the memory 49 has been made. This signal on line 237 is used to provide the initial input to a counter 245 used to sequence the deletion process. During the data deletion process, it is desired to delete the element of data located during a search operation and to shift all of the

remaining data within the memory 49 to close the gap. Thus, the remaining data in the memory 49 must be moved up in the memory by one data position, and the delimiter 173 must be decremented by one count.

This is accomplished by utilizing the signal on 237 to 5 initially increment the address buffer 77 by providing a signal on line 127. A delay 239 is used to assure that this incrementing has been accomplished, and then provides a signal on line 241 to enable a buffer 243 storing a 2-count to input this 2-count into the counter 245 used for sequenc- 10 ing the deletion process. In response to the 2-count from the buffer 243, the counter 245 provides a 2-count output on line 247 which reads the data word at the incremented location into the temporary buffer 196 by enabling gate 194. In addition, through a delay 249, the signal 247 increments the 15 counter 245 at its clocking input 251. The counter 245 then provides a 3-count output on line 253 which is connected to line 141 to decrement the address in the buffer 77. Line 253 is additionally connected through a delay 255 to clock the counter 245 to a 4-count position producing a signal on line 20 257. This signal is used to enable gates 213 and 203 to access the data from the temporary buffer 195 to the write logic 205. This logic 205 then writes the word in the temporary buffer 195 into the memory location addressed by the buffer 77 in the memory 49. The signal on line 257, in 25 addition, provides a delayed output from a delay circuit 259 to clock the counter 245 to its 5-count position which provides a signal on line 261. Line 261 is connected to the line 127 to increment the address buffer 77. This signal is also delayed in a delay circuit 263 to provide an additional 30 clocking input to the counter 245. In response to this additional clocking input, the counter 245 provide a 1 output on line 267 which is connected to line 127 to increment the address buffer 77 a second time, and is additionally ANDed in gates 269 and 271 with the plus signal 85 and minus 35 signal 87. If a minus signal 87 is present, the end of search has been reached and the delimiter register is decremented by decrementer 272. If a plus signal is present, the gate 269 provides, through a delay 273, a clocking input to the counter 245 to repeat the data shifting process on the next 40 data word. It can thus be seen that the counter 245 is used to sequence a repeating cycle of steps which are used as a looping function to shift all of the data words in the memory one step toward the beginning of the memory in order to close the gap in the memory which results from deleting a 45 data word therefrom. The flow chart of FIG. 4 diagrams this process utilizing element numbers from the schematic of FIG. 2.

When, in the course of a searching operation, an identification number is located, it was explained previously that 50 the data buffer 79 provides, through gate a 4-bit output indicating the time of day when access is to be provided for the person having this identification number. This number is accessed by the real-time sensor 51 which, as shown in FIG. 2, includes three separate clocks, 301, 303, and 305, each of 55 which can provide the closure of switch in response to a particular time of day setting. Thus, for example, the clock 301 may be set to provide a switch closure from 8:00 A.M. to 5:00 P.M., the clock 303 from 5:00 P.M. to midnight, and the clock 305 from midnight to 8:00 A.M. These three clock 60 switches are accessed to a comparator 307 which is, in turn, provided with signals from the gate 93. If the signals from gate 93 conform to the switch closures from the clocks 301 through 305, access is permitted by placing a signal from the comparator 307 on line 309 to gate 53. In a typical arrange- 65 ment, the comparator 307 will provide an output signal on line 309 if any one of the clock 301-305 is providing a

switch closure and the signal from gate 93 has a 1-bit on the corresponding line indicating that this employee is to be provided access at the time of day indicated by this switch closure. It can be seen that by setting the clocks 301–305 and by giving a particular employee access at combinations of times from 1, 2, or 3 of these clocks, total flexibility in timing control can be achieved. Furthermore, by providing a time code on the fourth line from the gate 93, the comparator 307 can be made to provide an output signal on line 309 at any time of day, irrespective of the condition of the clocks 301 through 305, so that, for example, supervisory personnel can be granted access at all times.

Referring once again to FIG. 1, it bears repeating that the remote terminal 13 of the present invention will operate utilizing its own memory 49 and memory control 63 in the manner described. Alternatively, this same remote unit can be utilized by accessing data directly from the buffer 47 through the degraded mode sensor 42, shown in FIG. 1, and comparable so that described in patent application Ser. No. 830,002, filed Sept. 1, 1977, and referenced above. This degraded mode sensor 42 will limit access at this remote terminal in accordance with data stored in the memory 69 in the main processing unit 11 until such time as the communication lines are degraded. At that time, the memory 49 and its memory control 63 will be utilized for limiting access. It can be seen, therefore, that the terminal 13 of the present invention can be used either as a stand-alone terminal by bypassing the degraded mode sensor 42, or may be used as a remote terminal with a central processor system 11, utilizing the degraded mode sensor 42 to impose stand-alone operation only if data lines are degraded.

The present invention permits the same data to be stored in the memory 69 and the memory 49 so that, even during degraded mode operation, although one of the printer 75 may be lost (so that personnel flow data is no longer available), nevertheless the same limited number of personnel may be granted access at this remote location, so that security is not degraded.

The preceding embodiment described in reference to FIGS. 1 through 4 is illustrative of a hardwired circuit for performing the functions of the present invention. In the preferred embodiment, the functions of the remote units 13 are performed by a microprocessor, as illustrated in FIG. 5. This microprocessor includes a central processing unit 401, such as a Motorola 6800, which is connected with a memory unit 403, such as an AMI Model SF101. In addition, a scratch pad memory 405 can provided, such as a Motorola 6810. The central processing unit 401 is also connected to a read only memory 407 in a typical fashion to store the control steps for the central processing unit.

As is typical, the central processing unit 401 interfaces with a communication interface unit, such as a Motorola 6850, 409, for communicating with the central processor 11, and may interfere, in addition, with the card sensor 43 and real-time sensor 51, similar to those shown in FIG. 1. A peripheral interface adapter 411, such as a Motorola 6820, is used to connect the central processing unit 401 to the door access control 54, such as a door strike. The keyboard 55 of FIG. 1 may also be connected to the central processing unit 401 through the main data and control bus 413.

It will be recognized by those skilled in the art that the data processing unit, shown in FIG. 5, is typical of many other similar data processing units. What makes this processing unit unique is a program stored in the read-only memory 407 for controlling the operation of the central processing unit 401. This program, written for the Motorola 6800, is as follows:

```
DELAY COUNTERS
             ; THESE TWO BYTE COUNTERS ARE INCREMENTED
             ; ON EVERY CLOCK TICK. WHEN ONE OF THEM
             ; CLOCKS TO ZERC, THE ASSOCIATED COMPLETION
             ; ROUTINE IS CALIFI.
             ; IF A COUNTER IS ZERO, IT STOPS
             ; THIS TABLE RUNS PARALLEL TO 'SERV'
             ;>>>THE ORDER OF THE ENTRIES IS CRITICAL!!!
             ; E.G. ASONIR MUST FE SIXTH BECAUSE OF THE ONTON KLUDGE
       2222 CNTRS
                                $;<
0000
             CPCNTR:
                        BLOCK
                                2
                                        ; !!) SET BY OPEN; WAKES GOON
2000
             GOCNTR:
                        BLOCK
                                        ; (!) SET BY GOON; WAKES GOOFF
6004
             GXCNTR:
                        FLOCK
                                        ; (1)SET FY COCN, GXCFF; WAKES
                        GXOFF
2026
             EDCKTR:
                        BLOCK 2
                                       ; SET BY COMCON; WAKES EDEND
3900
             ERCNTR:
                              2
                        BLCCK
200A
             ASCNTR:
                                       ; (!) SET BY GOOFF; WAKES
                       BIOCK 2
                        RLYOFF(20)
```

```
266C
              DUCNTR:
                         BLOCK
 066 E
                 BLOCK
                        FOR PATCHING
               ; NOTE: (!) MEANS CLEARED BY NOTIME
               $ 2)¢ 2)¢2)¢
        0012
              NCNTRS
                                 *-CNTRS ; NUMBER OF ** BYTES** OF
                         COUNTERS
                STATE FLAGS
               SOME BYTES TO INDICATE THE CURRENT MACHINE
             ; STATE AND THE RESULTS OF PROCESSING A CARD
                ENTRY.
Øx 12
             APEFIG:
                        BLOCK
2011
             CRDFIG:
                        BLOCK
0012
             EDMODE:
                        BLCCK
                                        ; SET MEANS WE ARE EDITING
2313
             OHFLG:
                        BLOCK
                                        ;1 MEANS OPEN HOUSE
```

```
; KEYBOARD DATA TABLES
                                       ; IDIK OF EDIT INPUT
                      BICCK
0014
            KEYTAB:
                                       SIXTH EDIT DIGIT
0619
                      BLOCK
            KEYZON:
                      FLCCK
                                       JAIWAYS ZERO
021E
            KEYPTE:
                      PLOCK
001E
            KEYCNT:
0010
            DURESI:
                      BLOCK
                                       ; ZERC OR KEYBOARD CMD
                      BLCCK
            CMDBYT:
061D
                                       ; WIFE OUT DISPLAY
                     BLCCK
            POISON:
001E
                       ON NEXT NUMERIC KEY
                       BLOCK 1
                                       ; WEVE SEEN THIS KEY BEFORE
201F
            KEYFLG:
                                       FF OR LAST KEY SEEN
            OLDKEY:
                      FLCCK
0020
0021
            MASTER:
                      BLOCK . 4
                                              CARI DIGIT INDICES
                                       ; BUT UNPERMUTED
0025
            MASHER:
                      BLOCK
0029
            MATCH: ELCCK
            ; CARD DATA BUFFER
                      BLOCK
                                       FIGITS READ FROM CARD
202A
            DIGTAB:
            ENDMEM:
                                       FIRST ADDR NOT IN CMCS MEMORY
6632
                       Brock
            DISDIG:
                       FLOCK
                                       ;SEARCH COMPARAND
2234
0237
                                       FIRST BYTH OF THIS RECORD
            EDTPTR:
                       BLCCK
                      ELOCK 1 ;TIME ZONE OF 'THIS' RECORD
0239
            EDTZON:
            ; ZERO MEANS EDTFTH POINTS TO INVALID RECORD
```

```
ERROR RETRIES IL AND COUNT
                     ELOCK 5
            RTIBUF:
003A
                     BLOCK 1
             NTRIES:
003F
                XREG
             ; SAVE AREAS FOR X BECAUSE YOU CAN'T
             ; SAVE IT ANY OTHER WAY
                                2
                        BLOCK
             XREG2:
0640
                                 2
                        BLOCK
             XREG1:
2442
                                2
                        FLOCK
             SCNPTR:
0044
                                2
                        PLOCK
             DIGPTR:
604€
                                2
                        FLOCK
             COMBX:
024E
                                2
                        BLCCK
             MIXPTR:
264A
                                         ; POINTS TO DIGIT TO BE
                                 Ź
                        BLOCK
             MUXPTR:
004C
                        DISPLAYED
                        PLOCK
             MUXTMP:
204 E
```

```
FPROM AND I/O ADDFESSES
0080
                       $80
     FPROM
6684 SCNTAB
                       $84 ; COII ADDR TABLE
20A4
     BUFA
                       $A4 ; PIA COIL ADDRESSES
00A5 CSRA
                       FUFA+1
00A6
     BUFB
                       FUFA+2 ; PIA RELAYS
     CSRB
00A7
                       BUFA+3
20AB ACSTAT
                       $00AS ; ACIA STATUS PORT
22A9 ACDATA =
                       ACSTAT+1
                                ;ACIA I/O PORT
9339
                       $00E0
     ROWO =
                                     ;KEYBOARD SWITCH ROW
     ; DIP SWITCH ADDRESSES
       ASECT
              $00C3
     S.XXX:
            BLOCK 1
                              ; EXTERNAL SENSOR SWITCHES
     S.COMB:
              BLOCK 1
                              FERMUTATION & COMBINATION
     S.SYS:
               ELCCK 1
                             ; SYSTEM CODE
2006 S.AS
                       2,0
                              ; AS/DOD TIMER COUNT
     S.VTD:
               ELCCK 1
                              ; VTD TIMER COUNT
```

00 C3

00C3

20C4

0005

22CE

,

; CMOS MEMORY ASSIGNMENTS

DOOD VSECT

0000 SUM: ELCCK 2 ; CHECKSUM OF REST OF CMOS

0002 FCX: BLOCK 3 ; ID OF PERSON ALLOWED TO

EDIT MEMORY

2025 ENDPTR: BLOCK 2 ; FIRST BYTE AFTER VALID

MEMORY

0007 CMOS: BLOCK 3*5 ;ALLOW FIVE ENTRIES

0016 BLOCK 3 ; AND CNE MORE

0019V END2 = *

OUQU PSECT

; KLUDGEY LINKS TO FOREGROUND MODULE

;

ETC: FLOCK 3

eves cfen: flock 3

0006 FLANK: BLOCK 3

2009 RIYON: BICCK 3

j

0006P RUBOUT = BLANK

,

; RESET AND INTERBUFT VECTORS

:

OFFE ASECT \$0FF8

WORD RTC ; REAL TIME CLOCK

OFFA WORD SFC04 ;SWI TO KERNEL

```
;
; BIT MASKS, ETC.
;
;*************
;
; FIRST, THE OFTION BITS
; THESE SYMBOLS ARE USED TO REFER TO BITS IN
; THE OPTION EYTES
;
;** FIRST OPTION BYTE
```

2042	C.OE		÷42	;OPEN HOUSE MODE
2 & Z Ø	C.AS		\$20	; A LARM SHUNT
2028	O.BIG	=	\$28	; IARGE CMOS MEMORY
0022	O.TZ		\$02	; TIME ZONE INFUTS
0001	O.IDEK		\$01	; WE ARE AN IDEK READER
	;** NOW FO	R THE SE	COND BYTE	E CF OPTIONS
2040	C.ERAN	=	\$40	; ERROR ANNUNCIATOR
Ø022	C.DUR	=	\$20	; DURESS RELAY
	· •			·
	; NCW FOR	THE RELA	Y BITS	
	• •			
2082	R.GO		\$82	
2040	R.DUR	=	\$40	; LURESS RELAY
	R.AS		\$22	; A LARM SHUNT
	+ 		•	

\$10

2010 R.ERAN

; ERRAN

```
29
     ; NOW FOR THE EXTERNAL SWITCHES
      ; (THESE ARE BITS WITHIN THE WORD S.XXXX)
                               ; CIOSEL=ZERO=CARD ONLY
                        $21
     X.ICK
2221
                               ; NTRIES SWITCH INPUTS
                        $26
      ; X.TRIES
                               STORE NEXT CARD AS FOX
0003 X.FOX
                               ;TIME CLOCK INPUTS
     ; X.TZ
                        $70
                               ; SHUNT REQUEST PUSHBUTTON
                        $80
0080 X.AS
                  SWITCH
        DELAY TIMES
        THE COUNTER/TIMERS IN THE FOREGROUND ROUTINE
      ; ARE CLOCKED ONCE EVERY 3.33
      ; MILLISECONDS (300 TIMES A SECOND).
      ; EACH COUNTER IS A TWO BYTE COUNTER, AND
      ; IS INCREMENTED ON EACH CLOCK TICK.
      ; TIMEOUT OCCURS WHEN COUNTER OVERFLOWS
      ; TO ZERO.
                        -16 ;50 MILLISECONDS
FFF2 T.50MS
                        -300 ;1 SECOND
FED4 T.21S =
                                ;3 SECONDS
               = -922
FC7C T.03S
```

;10 SECONDS -3000 F448 T.10S ;30 SECONDS DCD3 T.30S -9000 -18002 ; CNE MIN B9P0 T.60S

```
; BACK
; THIS IS THE CONTROLLING PROGRAM FOR THE
 BACKGROUND TASKS. MOST OF THE EXECUTION
; TIME OF THE PROCESSOR IS SPENT IN THIS
; ROUTINE CHECKING STATUS BITS
; AND WAITING TO BEGIN ONE OF SEVERAL
; BACKGROUND TASKS. THE FOILOWING
; TASKS ARE INITIATED FROM THIS ROUTINE:
; 1. INITIATE PESPONSE TO CONSOLE INCULRY
; OR COMMAND.
; 2. CHECK FOR CARD, OPEN FOOR IF OK
; 3. CHECK FOR MASTER CARD, ACCEPT PROGRAMMING
```

,

COMMANDS

TITLE PSECT 066C ; INIT STACK FTR #50068 LDS QQQC SE QQ68 START: ; INITIALIZE I/O DEVICES IOSET JSR 000F ED 0197 CIERAM ; INITIALIZE MACHINE STATE JSR 0012 BD 018C #\$FFFF LDX 0215 CE FFFF FPECM ; ENABLE AIL FEATURES STX 0018 DF 80 ; DETERMINE MEMORY SIZE #END1 FDX001A CE 0016 FPROM LDAA 0011 96 BØ #O.FIG 0611 84 68 ANDA ENDMMS BEQ 0021 27 03 = #END2 LDX0023 CF 0019 ENDMEM STX 0226 DF 32Z ENDMMS: CHESUM ; IS CMOS OK? JSR 0028 BD 0401 SUMOK BEQ002E 27 09 = FOX+2 ; WIPE OUT PART OF FOX CIR 2021 7F 0024 ; WIFE OUT REST OF CMOS IOCLR JSR 2030 BD 03AE ; SUM CK NOW! SETSUM JSR Ø233 BI 0412 * 0036P SUMOK ; TUEN ON INTERRUPTS PION 063E

•

; MAIN BACKGEOUNI IOCE

•

2037P BACK =

0037 EE 34 LDAA #\$34

0039 97 A5 STAA CSRA ;WAKE UP DFADMAN

003B 96 11Z LDAA CRDFIG

0031 81 01 CMPA #\$01 ; NEW CARD?

003F 26 F6 = BNE FACK

; HERE WHEN WE GET A NEW CARD

0041 BD 01B6 JSR CARDRI

0244 PD 02P5 JSR PAKARD ; CONDENSE INTO DISDIG

0047 BD 041C JSR CHKSYS

OUGA 26 4C = BNE ERROR ; BAD SYS CODE

2040 EL 042D JSR FRTL ; SEE IF NEW PERSON TRYING

204F SE C3 LDAA S.XXX

0051 84 08 ANDA #X.FCX ;NEW MASTER?

0053 27 4C = BEQ NEWFOX ; YES...DO NOT OPEN DOOR, THOUGH

; SEE IF WE SHOULD GO INTO EDIT MODE

0055 ED 0250 JSR CHKFOX

0058 26 03 = BNE *+5

005A 7F 00F8 JMP NEWED ;YES, SIE!

; HERE IF ORDINARY ENTRY ATTEMPT

0051 86 34 BCK: LDAA #\$34 ; KEEP DEADMAN FROM TRASHING US

ØØ5F 97 A5 STAA CSRA

2661 96 11Z LDAA CRIFLG ; IEAVE LOOP IF CARD REMOVED PREMATURELY

 $\mathbf{0005} \ \ 27 \ \ \mathbf{D2} = \mathbf{BEQ}$

2265 BD 26AD	JSR	CHRIDE	; EXAMINE IDEK PASSWOPD
0068 27 F3 =	BEQ	BCK	; NOT READY YET
006A 25 2C =	BCS	ERROR	RE FIURRED HIS PASSWORD!
00€C 96 13Z	LDAA	OHILG	
006E 28 19 =	BNE	LETIN	;TOLAY IS OPEN HOUSE
	• •		
0070 BD 0207	JSF.	FIND	COMPARAND IN DISDIG FIREADY
	; HERE WIT	H APPROP	FIATE TZ IN EDTZON
0073 96 C3	LDAA	S.XXX	READ TIME ZONE INPUTS
Ø275 44	ISRA		
087E 44	ISRA		
0077 44	LSHA		
2078 44	LSRA		
207 9 84 0 7	ANDA	#\$07	; TZ INPUTS IN 3 LSBS
0075 3A 08	OFAA	#528	; SUPER TIME ZONE ALWAYS ON
	• •		
064D DE 80	LDAB	FPROM	
227F C4 02	ANDE	#C.TZ	; DID HE FAY FOR TIME ZONES?
	T) (*)	πιροφ	; NOT ALLOWED AT THIS TIME
			VE RUN THE ENTIRE GAUNTLET
	; ALL IS C		
	LETIN:		#Str tranto onto in octor
008F 97 11Z		CRIFIC	
eeel bd e44A	JSR	DURESS	
0096 BD 0003	JSR	OFIN	
0093 7F 003F	CLR	NTHIES	
2296 20 9F =	BRA	BACK	GO WAIT FOR NEXT CARD

*

; HERE WHEN WE DECILE THAT WE WILL NOT IFT THIS GUY IN

2098P ERROR = *

2098 86 FE LDAA #\$FE ;WERE THROUGH WITH THIS CARD

Ø

69A 97 11Z STAA CRIFIG

&29C ED &2CE JSR ERRTRY ; PUIL IN EFRAN IF TOO MANY TELES

009F 22 96 = BRA BACK

•

; HERE WHEN THE NEW FOX CARD IS PUT IN

OOA1P NEWFOX = **

22A1 86 FE LDAA #\$FE

OUAS 97 11Z STAA CRIFIC ; WE ARE THROUGH WITH THIS CARD

QUAS BI 023B JSR SETFOX

00A8 BD 0412 JSR SETSUM ; FIX UP CHECKSUM

CKAE 22 8A = BRA FACK

;

; FOUTINE TO CHECK IDEK PASSWORL

; RETURNS WITH Z SET IF NOTT READY

; RETURNS WITH C SET IF HE GOT IT WRONG

; BOTH CLEAR IF ALL OK

20ADP CHKIDK = **

00AD 96 80 LDAA FFROM

20AF 84 01 ANDA #0.IDEK

ØED1 27 17 = BEQ HAPPY ; NOT AN IDEK READER!

;

```
S.XXX
              LDAA
02B3 96 03
                     #X.ICK ; CARD+ KEYBOARD?
              ANDA
0kB5 84 01
                          ; NC, CARD ONLY
              BEQ
00B72711 =
          LDAA KEYCNT
00B9 96 1BZ
OKBB 81 04 CMPA #$04 ; THERE ARE 4 DIGS IN A PASSWOPD
00BD 2B 09 = BMI NOIDER ; NOT ENUF TET
ØØBF BD Ø45F JSR CCMBIN
\emptyset \& C2 25 06 = BCS HAPPY
           ; HERE IF BAD IDEK
          LDAA #1 ; NOT ZERO
00C4 86 01
              SEC
00C6 0D
          RTS
00C7 39
           ; HERE IF NOT READY
      22C3P NOIDEK =
        CIRA
06 CE 4F
            RTS
2609 39
           ; HERE IF GOOD IDEK
      ZØCAP HAPPY
06 CA 86 01 IDAA
                   #1
             CLC
00CC 0C
              RTS
00CD 39
```

```
; CALL HERE ONCE FOR EACH ERROR
            ; FUILS IN ERRAN WHEN NTRIES IS USEL UP
      COCEP ERRTRY
                     FFROM+1
              LDAA
00CE 96 81
                     #O. TRAN
              ANDA
0 v D0 84 40
                                    ; SAVE OUPSELVES A LOT OF WORK
                   ETD
              BEQ
00D2 27 1A =
                     NTRIES ; KEEP COUNT
22D4 70 203F
              INC
                             GET SWITCH SETTING
              LDAA
                    S.XXX
Ø6103
              LSRA
02D9 44
                     #$23
02 LA 84 23
              ANDA
                             ; ZERO ON SWITCHES-ONE IFY
              INCA
00 DC 4 C
                    NTRIES
CODD 91 3F2 CMPA
OUDF ZE OD = BNE ETD ;STILL TRYING
COE1 86 10 IDAA #R.ERAN
           JSR BIYON
00E: BI 0009
                    NTRIES
BREE 7F BRSF
           CLR
00F9 OF FC7C
            LDX
                  #T.03S
WEEC DF 08Z STX ERCNIF
                     RTS
           ETD:
00 FE 39
```

:

; HERE WHEN THROUGH EDITING

COEFF FINED =

OUEF 7F 0012 CIR EDMODE

03F2 BD 0006 JSK FLANK

00F5 7E 0037 JMP BACK

;

•

; MAIN LOOF FOR EDITING MEMORY

;

22F2P NEWED = **

20FS SE FE IDAA #\$FE

02FA 97 11Z STAA CROFIG ;HIS CARD IS FINISHED!

;

OOFC 7C OO12 INC EDMODE ; WE ARE NOW EDITING

02FF BD 0182 JSR BATCMI

2102 CE 0007 IDX #CMOS

2105 DF 37Z STX EDTFTR

2107 CE BSB2 LDX #T.60S

010A DF 062 STX EDCNTR ; TURN OFF IF IDLE ONE MIN

010C 7F **0039** CIR EDTZON

;

212FF EDIT = *

212F 88 34 LDAA #\$34

2111 97 A5 STAA CSRA

0113 7D 0012 TST EDMODE

0116 27 D7 = BEQ FINED ; LEAVE EDIT MODE

Ø118 96 1DZ LDAA CMDBYT

011A 2F F3 = BLE EDIT

0110 EL 0129 JSR COMCON

```
48
               47
                        SETSUM
                JSR
011F FD 0412
                        #T.60S
                LDX
0122 CE B9B0
                        EDCNIE
                STX
0125 DF 06Z
                        ELIT
2127 20 E6 =
                BRA
               COMMAND DISFATCHER
             : CALL HERE WITH CML CODE IN A
       2129P COMCON =
                       CMIRYT ; SO WE WON'T TRY TO DO IT AGAIN
             CLR
@129 7F 001D
                        #SOF ;STRIP OFF HIGH ORDER BITS
0120 84 ØF
                ANDA
                        #$@P ; BIGGEST CMD IS ZA
                CMFA
012E 81 ØB
                       COMRTS ; ILLEGAL IGNORE
             \mathtt{BPL}
0130 2A 3P =
                                ; TWO BYTES TO AN AFER
               ASLA
0132 48
             ; AT THIS POINT A CONTAINS 0200XXXX0
6133 97 43Z STAA XREG1+1 ; LSB OFFSET
                       #MSB COMTAB
                LDAA
0135 86 ??
                        XREG1 ; MSB TABLE ADDR
                STAA
0137 97 422
                        XHEG1
                LDX
Ø139 DE 422
                                       ; ISP TABLE ADDR
                        CMTLSE, X
                IDX
Ø13E EE ??
                        2, X
                JMP
013I EE 02
                                4
       013FP COMTAB
                        RUBOUT, UF, C. OH, CIRALL
                WORD
@13F
                        DOWN, C.XOH, DELETE, SEARCH
                WORD
0147
                        RUPOUT, QUIT, INSERT., RUBOUT
                WORD
214F
                                 LSB COMTAB
             CMTISE
        ????
              ; SERVICE ROUTINE FOR QUIT CMD
                    CIR EDMODE ; BACKGROUND WILL NOTICE FLAG
0157 7F 0012 QUIT:
                RTS
215 39
```

•

; SERVICE FOR OPEN HOUSE CMI

215BP C.OH

Ø15E 96 80 LDAA FPROM

015D 84 40 ANDA #C.CH

015F 27 21 = BEQ EADCMD

2161 PI 0006 JSR BLANK

0164 86 01 IDAA #\$01

0166 97 13Z STAA CHFLG

Ø168 97 19Z STAA KEYZON ; SHOW CMP ACCEPTED

Ø16A 7C Ø01E INC POISON

016D 39 COMRTS: RTS

j

; SERVICE FOR END CFEN HOUSE CMD

216EP C.XOH =

016E 96 80 LDAA FPROM

0172 24 42 ANDA #0.0H

0172 27 ØE = BEQ BADCMD

Ø174 BD Ø206 JSR BI.ANK

2177 86 Ø2 LDAA #\$02

Ø179 97 19Z STAA KEYZCN

217E 7C 201E INC POISON

017E 7F 0213 CLR OHFIG

KEYZON

51

```
; HERE TO RETRUN A CODE OF ZEBO
0182 BI 0006 BADOMD: JSE BLANK
0185 70 001E INC POISON
```

@18B 39 RTS

Ø188 7F Ø219 CIR

;

; CIRRAM

;

•

; CLEARS ALL RAM FECM 2220 TO VAREND

; USED TO INIT RAM ON STARTUP

•

Ø180 CE ØØ4F CIRRAM: LDX #VAFENI

Ø18F 6F 20 CIRRML: CLR C.X

2191 29 DEX

Ø192 26 FB = BNE CIREMI

0194 EF 02 CLR 2,X ;CLEAR BYTE ZERO ALSO!

0196 39 RTS

;

;

;

; I/O INITIALIZATION ROUTINES

;

;

0197 7F 00A5 IOSET: CLR CSRA ; SOUTING BIT=0 MEANS DDRS

019A 7F 00A7 CIR CSRE

Ø191 86 FF LDAA #\$FF ;1 MEANS CUTPUT

219F 97 A4 STAA BUFA

21A1 86 FE LDAA #\$FE ; ONE INPUT FOF CARDIN

2 1A3 97 A6 STAA BUFB

; SET CA2 TO 'MANUAL', ICW=FG, HIGH=FG

; (FOR DEADMAN)

; SET CA1 TO REACT TO FALLING EDGE OF COIL DATA

01A5 86 34 IDAA #\$34 ;\$30 FOR FOREGROUND

21A7 97 A5 STAA CSRA

; CB2 REACTS IO THE RISING EDGE OF FIC

; CB1 IS UNUSED

21AS EE ØE LDAA #\$@F

Ø1AB 97 A7 STAA CSRB

; NOW SET INITAL VALUES

; NO COILS SELECTEL, NO RELAYS ON

61AD 86 FZ LDAA #\$FØ

21AF 97 A4 STAA BUFA

01B1 86 0E LDAA #\$0E

01B3 97 A6 STAA BUFF

01B5 39 RTS2: RTS

•

```
55
          CARD FEATER
          ; THIS SET OF ROUTINES READS THE MAGNETS,
          ; ASSEMBIES FITS INTO 4-BIT DIGITS
          ; AND STORES THEM ONE TO A WORD AT DIGTAR
                 LDX #SCNTAB; POINTS AT COIL ADDRESSES
Ø1B6 CE Ø084 CARDRD:
                   SCNPTR
21BS DF 44Z STX
                   #DIGTAE
eibb ce eeza
            IDX
                  DIGPTE ; FOINTS TO FLACE TO KEEP THE DIGITS
Ø1BE DF 46Z STX
     01COP CRDRDL
          ; HERE TO READ THE NEXT LIGIT OF THE CARD
                  DIGFTR
          ; LDX
                   ; ASSUME X CONTAINS DIGPTE
                                ;STOP AFTER 7 DIGITS
                   #DIGTAB+7
2100 80 2031
           CPX
                   CRICIT
0103 26 01 = BNE
                         ; ALL DIGITS ACCUMULATED
2105 39
                                      ; WILL CARRY AFTER
Ø106 06 10 CRDOIT: LDAB
                         #$12
          4 ITERATIONS
    elcep BITRDL
```

```
; HERE TO READ ONE BIT AND INCLUDE IT IN DIGIT
Ø1CE BD Ø1DA JSR CEDSON ;SCAN CARD FOR BIT
                            ; ROLL CARRY BIT INTO P
Ø1CB 59
             ROLE
                 SCNPTR+1 ; UPDATE BIT INDEX LSB
01CC 7C 0045 INC
C1CF 24 F7 = BCC BITRDI ; IF KIUDGEY FLAG BIT CARRIED OUT
           ; WE HAVE A DIGIT
           ; STORE IT IN RAM
01D1 DE 46Z LDX DIGPTR
              STAB Ø, X
Ø1D3 E7 ØØ
                            JUPPATE STROAGE POINTER
              INX
01D5 08
                    DIGPTF ; SAFEKEEPING IN RAM
          STX
01D6 DF 46Z
21D8 20 E6 = BRA CRIRDL ;GO GET ANOTHER DIGIT
```

CIDA 86 FØ CRDSCN: IDAA #\$FØ ;CLEAR CCILS

Ø1DC 97 A4 STAA BUFA

01DE 01 NOF ;WAIT FOR COILS TO SETTLE

21DF 21 NOP

01E0 01 NOP

21E1 96 A4 LDAA BUFA ;CLR PIA EDGE DETECTOR

21E3 DE 44Z LDX SONPTE ; FTR FOR THIS BIT

01E5 07 TFA ;DISABLE INTERRUPTS DUE

Ø1 E€ 3€ PSHA ;TO CRITICAL TIMING

21E7 FIOFF

Ø1ES AS ØØ LDAA Ø,X ;GET COIL ADDRESS FROM FPROM

Ø1EA 97 A4 STAA BUFA ; AND TUEN ON COIL

elfc el Nor

01FI 01 NOP

ZIFE ZI NOP

Ø1EF 01 NOP

01F2 21 NOP ; WAIT FOR COIL RESPONSE

01F1 21 NOP

01F2 01 NOP ;SET CARRY BIT ACCORDING TO

Ø1F3 96 A5 LDAA OSRA ;RESPONSE ON CRA7

21F7	32		PULA		FESTORE INTERRUPT STATUS
21F8	0 6		TAP		
01F9	86	FØ	LDAA	#\$F0	;TUEN CFF COIL
21 FE	97	A 4	STAA	EUFA	
21FI	0 D		SEC		;NORTH SPOTSET CARRY
Ø1FE	39		RTS		
			;		
01FF	32		CRDSC:	PULA	; RESTORE INTERUPT STATUS
8202	06		TAP		
2201	86	F@	LDAA	# \$ F 2	
0203	97	A 4	STAA	BUFA	
0205	20		CLC		; SOUTH SPOTCLR CARRY
					
			• •		

```
; FIND
             ; THE FINL ROUTINE SEARCHES THE TABLE OF IDS FOR THE ID
             ; STORED IN DISDIG. IF THE ID IS FOUND IN THE TABLE THEN
             ; THE TIME ZONE FOR THAT ID IS RETURNED IN
             ; EDTZON. AISO, THE VARIABLE EDTPIR IS SET TO
             ; FOINT TO THE FIRST EYTH OF THE MATCHING ENTRY.
             ; IF THE ID IS NOT FOUND THEN EDTZON IS SET TO
             ; ZERO AND EDITTE POINTS TO THE FIRST ENTRY LARGER
             ; THAN THE IL. IF THE ID IS GREATER THAN ALL THE ENTRIES
            ; IN THE TABLE THEN FOTPTR HAS THE VALUE ENDETH.
0207 CE 0004 FIND:
                  IDX #CMOS-3 :ADDRESS OF TAPLE - 3
223A BE 03LE DOENT:
                    JSR INX3
                                               ; NEXT FLEMENT OF TABLE
               STX
0201 DF 372
                       EDTPTR
                                       ; MAYBE THIS IS THE ENTRY WE
                        SFEK
020F BC 0005
               CPX
                       ENDPTF
                                       ; END OF TABLE
0212 27 2D =
               BEQ
                       NCTFOU
                                       ; WELL COMPARAND NOT FOUND IN
                       TABLE
```

			• •		
2214	ΡI			COMDIG	COMPARE DISDIG AND TAPLE ENTRY
0217	25	F1 =	BCS	DOENT	FIF LOW THEN TRY NEXT ENTRY
e 219	22	Ø6 =	BHI	NOTFOU	; WE HAVE GONE TOO FAR
			;		
021B	A ϵ	Ø2	LDAA	2, X	GET THIRD EYTE OF ENTRY
2211	84	ØF	ANDA	#\$&F	FIFAVE CNLY TIME ZONE
021F	20	Ø1 =	BRA	EET	
			• •		
0221	4 F		NOTFOU:	CIRA	ZERO TIME ZONE
			• •		
2222	97	392	RET:	STAA	ELTZON ; SAVE TIME ZONS
2224	39		RTS		

```
COMPIG
              COMDIG COMPARES THE ENTRY POINTED TO BY X
            ; WITH THE ID STORED IN DISLIG. RETURNS CARRY SET
            ; IF THE ENTRY IS SMALLER, ZERO SET IF THEY ARE
            ; THE SAME.
                                            GET FIRST BYTE OF
2225 AS 22 COMDIG: LDAA 2,X
                 TABLE ENTRY
0227 91 347 CMPA DISLIG ; COMPARE TARLE EYTE AND ID BYTE
0229 26 OF = BNE RETCOM ; RETURN IF NOT EQUAL
              LDAA 1,X SECOND EYTE OF TABLE ENTRY
2221 91 352
            CMPA
                    DISTIG+1 ; COMPARE SECOND BYTES
\emptyset 221 26 09 = BNE
                      RETCCM
2231 A6 Ø2
              LDAA
                      S.X :IMIED BYTS
0233 84 F0
              ANDA
                      #SF0 ; ZAF TIME ZONE FIELD
0235 D6 362
              IDAB
                      LISDIG+2 ;GET THIED BYTE OF DISDIG
0237 C4 F0
                      #$P0 ;ZAP ITS TIME ZONE, TOO
              ANDB
0239 11
              CBA
```

023A 39

RETCOM:

RTS

70 69 SETIOX SETFOX SETS THE MASTER CAPD. THE KEY IN DIGTAR IS STORED INTO THE LOCATION FOX. PAKARD ; PACK DIGTAE INTO DISDIG 023B FI 02B5 SETFOX: JSP DISCIG GET FIRST BYTE OF DISCIG 223E 96 347 IDAA FOX ; PUT INTO FIFST FYTE OF FCX 0240 B7 0002 STAA DISDIG-1 ;Shoond DIGIT Ø243 98 35Z LDAA STAA 0245 B7 0003 FOX+1**024**8 96 **3**62 LDAA DISDIG+2 #\$2F ; PUT IN 'F' TIME ZONE 024A &A ØF ORAA 0240 F7 0004 FOX+2 STAA 024F 39 RTS ; CHKFOX ; CHKFOX CHFCES FOR THE MASTER CARD TO ALLOW ; EDITING OF THE TABLE OF IDS. RETURNS THE ; ZERO FLAG TRUE IF THE ID IN DIGTAB IS THE MASTER ; CARD, OTHERWIZE ZERO IS SET TO FALSE. JSE FAKAED ; PACK DIGITS INTO DISDIG 0250 BD 02B5 CHKFOX: 0253 CE 0002 IDX #FCX JSR CHECK IF DIGITS ARE THE SAME Ø256 FD Ø225 COMDIG 0259 26 07 = BNECHIRET : IF NOT RETURN FOX+2 ; GET THIRD DIGIT OF MASTER 025B B6 0004 LDAA #SUF ; IEAVE ONIY TIME ZONE ANDA 025E 84 ØF

#\$OF ; IS TIME ZONE 'F'

2260 81 0F

CMPA

```
RTS
           CHFRET:
2262 39
              SEARCH
            ; SEARCH SEARCHES FOR THE IN
            ; KEYTAB. IF THE ENTRY EXISTS THEN THE TIME ZONE
            ; IS PUT IN THE DISFLAY, OTHERWISE ZERO IS PUT IN THE
            ; TIME ZONE DISPLAY. EDTPTE POINTS TO THE ENTRY IF IT
            ; IS FOUND OTFERWISE IT FOINTS TO THE FIRST LARGER ENTRY
            ; OR ENDPIR IF THERE IS NO LARGER ENTRY.
                               KEYZON ; PREPARE FOR PACKING
                    CLE
0263 7F 0019 SEARCH:
                              ; PACK KEYTAB INTO DISDIG
                       PEDIG
               JSR
0266 BD 0271
                               FIND THE ENTRY
                       FIND
               JSR
02€9 BD 0207
                              GET THE TIME ZONE(ZEBO IF INVALID)
                       EDTZON
               LDAA
₩260 96 39Z
                      KEYZON ; DISPIAY TIME ZONE
               STAA
226E 97 19Z
               RTS
0270 39
```

```
; PKDIG
            ; PKDIG PACKS THE DIGITS IN
            ; KEYTAB INTO LISTIG TWO DICITS TO A BYTE.
0271 96 14Z PKDIG: LDAA KEYTAF ;GFT FIRST PYTE OF KEYTAB
0273 PC 03E6 JSR ASLA4 ; SHIFT DIGIT INTO LEFT HAIF OF BYTE
                     KEYTAB+1 ; CR SECOND DIGIT INTO RIGHT FALF
           ORAA
0276 9A 15Z
                     DISDIG ; STORE IT AS FIRST BYTE OF DISDIG
          STAA
0276 97 342
                     KEYTAB+2 ; THIRD DIGIT
          LDAA
027A 96 16Z
                     ASLA4
0270 BD 03E6 JSR
          ORAA KEYTAE+3 ; FOURTH DIGIT
027F 9A 17Z
                     DISDIG+1 ; SECOND BYTE OF DISDIG
2281 97 35Z
              STAA
                     KEYTAF+4 ; FIFTH DIGIT
          LDAA
2283 96 182
                     ASIA4
             JSR
0285 BD 03F6
                      KEYZON ; TIME ZONE
           ORAA
2288 9A 192
                     DISDIG+2
           STAA
028A 97 362
              RTS
0280 39
```

```
UPKDIG
             ; UPKDIG UNPACKS THE DIGITS IN DISDIG INTO KEYTAR
             ; FOR DISPLAY.
028D 96 342 UPKDIG:
                    LDAA DISDIG ; GET BYTE ONE OF DISDIG
Ø28F PD 03EB JSR ISBA4 ;GET LEFT DIGIT INTO BIGHT HALF
0292 97 14Z STAA
                    KEYTAE ; FIRST BYTE OF KEYTAF
0294 96 342
            LDAA FISDIG GET BYTE ONF AGAIN
0296 84 ØF
                       #$0F ; MASK LEFT DIGIT
               ANDA
2298 97 15Z
               STAA
                      KEYTAF+1 ; SECOND EYTE OF KEYTAB
029A 98 35Z
               LDAA DISDIG+1 ; BYTE TWO OF DISDIG
0290 BD 035B
               JSR
                       I.SRA4
029F 97 16Z
                       KEYTAB+2
               STAA
22A1 96 352
               LDAA
                       DISDIG+1
                       #$&F
02A3 84 0F
               ANDA
02£5 97 17Z
               STAA
                       KEYTAE+C
02A7 96 36Z
               LDAA
                       DISTIG+2
02A9 BT 03EB
               JSR
                       ISFA4
02AC 97 19Z
               STAA
                       KEYTAE+4
22AL SE 36Z
               LLAA
                      DISLIG+2
02B0 84 ØF
               ANDA
22Bz 97 192
              STAA KEYZON TIME ZONF
               RTS
62B4 39
```

; PAKARD ; PAKARD PACKS THE DIGITS IN DIGTAR INTO DISDIG LDAA DIGTAB Ø2B5 96 2AZ PAKARD: 02B7 BD 03E6 JSR ASIA4 DIGTAE+1 ORAA Ø2BA 9A 2BZ DISTIG Ø2BC 97 34Z STAA DIGTAB+2 LDAA 02BE 96 202 JSR ASIA4 020k BL 03E6 ORAA DIGTAB+3 22C3 9A 2DZ DISDIG+1 22C5 97 35Z STAA DIGTAE+4 0207 96 2EZ LDAA ASLA4 02C9 BD 03E6 JSR LISDIG+2 3200 97 36Z STAA RTS 02CE 39

DELETE DELETE REMOVES THE ENTRY POINTED TO BY EDTPTR FROM THE ; TABLE OF VALIL IDS. ZAF TIME ZONE IN DISPLAY ; ASSUME: #CMOS <= EDTPTR < ENDPTR TST EDTZON ; IS THIS ENTRY VALID 02CF 7D 0039 DELETE: 22D2 27 24 = BEQ NOENT EDTPTE ;GET THIS ENTRY 02D4 IE 37Z LDX CPX ENDPTR ; ARE WE PAST LAST ENTRY 22D€ FC 0005 DEITOP: QLDS 27 11 = BEQ; DONE OUT ; MOVE NEXT ENTRY ONTO THIS 02DE A6 03 LDAA 3,X ENTRY 0,X STAA 02DL A7 00 LDAA 4,X 02DF A6 04 1,X STAA 02E1 A7 01 5,X LDAA 02E3 A6 05 2, X STAA 02E5 A7 02 ; ADD 3 TO X INX3 02E7 BD 03PE JSK ; MOVE NEXT ENTRY DELTOF 02FA 22 EA = BRA; DECREMENT X FY 3 DEXE JSE WZEU FD WBEZ OUT: ENIPTR ; ENDPTE = ENDPTP - 3 ezer fr 0005 stx EDIZON ; CURRENT ENTRY IS NOT VALID 02F2 7F 0039 CIR 02F5 7F 0019 CIR KEYZON ;ZAP TIME ZONE IN DISPLAY 2218 39 NOENT: RTS

```
INSERT
               INSERT INSERTS THE IL AND TIME ZONE IN KEYTAB
               INTO THE TABLE.
            INSERT.:
22F9 CE 0025 IDX #5 ;5 ITERATIONS
                    LDAA MEYTAP-1, X ; GFT DIGIT OF KEYTAP
Ø2FC A6 13Z INSNXT:
                                     GHY FOR GREATER THAN 9
                      #$09
              CMPA
22FE 81 09
                      INSFAI ; ILLEGAL DIGIT GO AWAY
0300 22 62 = BHI
0302 09
              DEX
0303 26 F7 = BNE
                      INSNXT
                      KEYZON ; GET TIME ZONE
0325 96 19Z
           LDAA
                      #$08
                               ; ILLEGAL?
         CMPA
2307 51 08
0309 22 59 = BHI
                      INSFAI ; GO AWAY
030B 7D 0019 TST
                      KEYZON ; ILLEGAL TIME ZONE
                     INSFAI ; IF SC GO AWAY
030E 27 54 = BEQ
0310 BD 0271 JSR
                      PEDIG FACE KEYTAB INTO DISDIG
            JSR
                      FIND ; SEE IF ENTRY IN TABLE
0313 BD 0207
             TST
                      EDTZON ; CHECK ZONE
2316 7D 2039
                      HAVSPA ; ITS ALREADY THERE
0319 26 25 = BNE
                      ENDPIR GET POINTER TO PAST LAST ENTRY
              \Gamma D X
231E FE 0025
                      ENDMEN JARR WE PAST END OF MEMORY
031F 90 327
              CPX
0320 27 38 =
              BEQ
                      OVERFI
```

		- 7		
0 322 9			CFX	SPTFTE FARE WE UP TO CURRENT ENTEY
0324 2	7 11 =	BEQ	OUT1	
03 26 P	D 03E2	JSR	DEXB	; DECRENT X BY 3
2329 A	ê 0 6	LDAA	Ø, X	; MOVE THIS ENTRY DOWN BY ONE
032E A	7 03	STAA	3,X	
ØSZD A	€ 01	LDAA	1 , X	
032F A	7 04	STAA	4,X	
0331 A	6 0 2	LDAA	2,X	
2 333 A	7 05	STAA	5,X	
0 535 2	2 EB =	BRA	INSTOF	; MOVE NEXT ENTRY
		,		
0337 F	E 0005	CUT1:	IDX	ENDETE ; INCREMENT ENDETE BY 3
0334 F	TE OBTOR	JSR	TNΧ3	
•		JSR STX		
0331 F	F 0005	STX	ENDPTR	EDTIN : FEAD KEYTAH INTO TABLE
0331 F 2341 P	F 0005 D 03BA	STX HAVSPA:	INDPTR JSR	EDTIN : FEAD KEYTAH INTO TABLE ;GET TIME ZONE FROM DIFLAY
0331 F 2341 P	F 0005 D 03BA E 19Z	STX HAVSPA: LDAA	INDPTR JSR KEYZON	EDTIN ; FEAD KEYTAH INTO TABLE; GET TIME ZONE FROM DIFLAY; FUT IT IN EDIZON
0331 F 2341 P 0343 9	F 0005 D 03BA E 19Z	STX HAVSPA: LDAA STAA	INDPTR JSR KEYZON EDIZON	GET TIME ZONE FROM DIFLAY
0331 F 2341 P 0343 9	F 0005 D 03BA E 19Z 7 39Z	STX HAVSPA: LDAA STAA	INDPTR JSR KEYZON EDIZON	GET TIME ZONE FROM DIFLAY ; FUT IT IN EDIZON
0331 F 2341 P 0343 9	F ØØØ5 D Ø3BA E 19Z T 39Z	STX HAVSPA: LDAA STAA ; HERE TO 1 DEX	INDPTR JSR KEYZON EDIZON	GET TIME ZONE FROM DIFLAY ; FUT IT IN EDIZON

```
EDTOUT FRESTORE DISPLAY AND RETURN
             JMP
0357 7E 0300
                               BLANK FISFIAY
                       JSR
035A BI 2226 OVERFL:
                              ; ZFRO THE DISPLAY TIME ZONE
                       KEYZON
               CLR
035D 7F 0019
                       POISON
               INC
0360 70 001E
               RTS
0363 39
                               EDTZON ; IIIEGAI ENTRY
                       CLR
0564 7F 0039 INSFAI:
                       KEYZON ; ZAF TIME ZONE IN DISPLAY
            CLR
2367 7F 0219
               RTS
6368 39
            ; UP
               UP MOVES EDTPIR UP TO THE PREVIOUS ENTRY.
            ; IF THE POINTER IS ALREADY AT THE FIRST ENTRY
            ; OF THE TABLE IT IS NOT MOVED.
                               EDTETR GET CURRENT ENTRY
                       IDX
036E DE 372 UP:
                             FARE WE AT THE FIRST ENTRY
                      #CMOS
            CPX
036I 8C 0027
                            IF SO THE RETURN
                   RETUF
            BEQ
0370 27 0C =
                               ; ELSE DECREMENT X BY 3
                       DEX3
               JSE
0372 BD 03E2
                       EDIPIE ; EDIPIR = EDIPIR - 6
               STX
Ø375 DF 37Z
                       EDTOUT : PUT ENTRY INTO DISPLAY
               JSR
0377 BD 0300
                       KEYZON ;GET TIME ZONE
               LDAA
037A 96 19Z
                       EDIZON ; LEAVE IN SIDTZON
            STAA
2370 97 39Z
                       RTS
            RETUP:
Ø37E 39
```

; DOWN DOWN MOVES EDTETH DOWN BY CHE ENTRY. IF EDTETH IS ; ALREADY THE LAST BLEMENT OF THE TABLE DO NOTHING. LIX EDTPTR ; GFT EDIT POINTER Ø37F DE 37Z DOWN: ENTETE ; FAST LAST ENTRY? Ø381 PC Ø225 CPX RETEWN ; GO AWAY 2384 27 16 = BEQEDTZON ; IS CURRENI ENTRY LEGAL 0386 7D 0039 TST ESES 27 ES = BEQ ZEEZON ; USE THIS ENTRY esse be esem jsh inxs ; co to next entry CPX FNDPTR ; FAST LAST ENTRY NOW? 23EE BC 0225 ZERZON: 03912709 = BEQ RETOWN ; GO AWAYEDTFTF ; SAVE AS EDTFTR 8393 DF 37Z STXJSR FLIOUT ; PUT OUT ENTRY ON DISPLAY 2395 BD 2300 LDAA KEYZON GET TIME 70NE OF DISPLAY **23**98 9€ 19Z Ø39A 97 39Z STAA EDIZON ; FUT IT IN EDIT ZONF RTS FEIDWN: Ø390 39

```
; CLRALL
            ; CLRAIL CLEARS THE ENTIRE TABLE OF VALID IDS
                   IDAA KEYTAB ; GET FIRST BYTF OF DISPLAY
2391 96 14Z CLRAIL:
                     KEYTAP+1 ; CR IN SECOND BYTE
          ORAA
039F 9A 15Z
                     KEYTAE+2
03A1 9A 16Z
           ORAA
                     KEYTAE+3
23A3 9A 17Z
             CRAA
                     KEYTAE+4
              CRAA
03A5 9A 18Z
                      KEYZON
              ORAA
23A7 9A 19Z
                     CIRRET ; IF DISPLAY NOT ALL ZERO GO AWAY
03A9 26 0E = BNE
                     FIANE ; BLANK DISPLAY
ØSAE FI Ø22E JSR
                             #CMCS ; GET START OF TABLE
                   LLX
Ø3AE CE Ø027 DOCLR:
                     ENDPTR ; MAKE IT END OF TABLE
03B1 FF 0005
           STX
                      EDTPTE ; ALSO CURRENT ENTRY
03F4 DF 37Z STX
                      EDTZON ; THIS ENTRY ILLEGAL
03B6 7F 0239
            CIR
                     RTS
03P9 39 CLRRET:
```

```
92
             91
               EDTIN
               EDTIN READS THE DISPLAY IN KEYTAB INTO THE ENTRY
              POINTED TO BY EDIFFIR.
                       JSR PKDIG ; PACK THE DIGITS INTO DISDIG
03BA BD 0271 EDTIN:
                             GRT POINTER TO ENTRY
                       EPIPTE
03ED DE 37Z
               LDX
                     DISDIG ; GRAB FIRST BYTE OF DISDIG
            LDAA
03BF 96 34Z
                       Ø, X : FUT IT INTO TABLE
               STAA
0301 A7 00
                     DISDIG-1
              LDAA
Ø303 96 35Z
                       1,X
               STAA
2305 A7 21
                       DISDIG+2
               LDAA
0:07 96 36Z
0309 A7 02
                       2,X
               STAA
               RTS
03CL 39
               EDIOUT
            EDTOUT PUTS THE ENTRY POINTED TO BY EDTPTR
            ; OUT ONTO THE DISFLAY.
                              EDTFTR ; GET POINTER TO ENTRY
                     LLX
Ø3CC DE 37Z EDTOUT:
                              GET FIRST BYTE OF ENTRY
                       Ø, X
03CE A6 02
               LDAA
                             FUT IT INTO FIRST FYTE OF DISDIG
            STAA
                       DISDIG
03D6 97 34Z
                       1,X
           LLAA
00I2 A6 01
               STAA
                      DISDIG+1
03D4 97 35Z
                       2.X
0316 A6 02
               LDAA
                      DISDIG+2
03D8 97 36Z
               STAA
                       UPKDIG ; UNFACK DISDIG INTO THE DISPLAY
               JSR
03DA BD 028D
               RTS
03DD 39
```

• †

; USEFUL BOUTINES

9

esil ee inxs: inx

Ø3DF 28 INX2: INX

ES SE INX

ØSE1 39 RTS

ØSEZ 09 DEX3: DEX

03E3 09 DEX2: DEX

ØSE4 Ø9 DEX

OSED 39 RTS

•

03E6 48 ASIA4: ASIA

Ø3E7 48 ASLA3: ASLA

Ø3E8 48 ASIA2: ASIA

03ES 48 ASLA

03EA 39 RTS

Ø3EE 44 ISRA4: ISRA

Ø3EC 44 LSRA3: LSRA

Ø3ED 44 ISRA2: ISRA

Ø3EE 44 LSRA

ezer 39 RTS

```
; DOSUM
            ; DOSUM RITURNS THE CHECK SUM OF CMOS MEMORY FROM
            ; LOCATION #SUM+2 TO LOCATION ENDMEM IN ACCS A AND B
            ***********
                   IDX #SUM+2 ; FIRST ADDRESS FOR CHECK SUM
03FC CE 0002 DOSUM:
               CIRA
23F3 4F
               CIRP
0314 5F
                              2,X ; ADD BYTE TO B
                       ADDB
03F5 EB 00 ICOP1:
                               ; ADD CARRY OUT TO A
03F7 99 20
               ADCA
                               GO TO NEXT BYTE
               INX
03F9 28
                       ENIMEM FRAST END OF MEMORY?
23FA 90 32Z
              СРХ
                       LOOP1
03FC 26 F7 =
               BNE
                               ; COMPIEMENT RESULT
               COMA
23FE 43
               COMB
03FF 53
               RTS
0400 39
```

```
CHKSUM
               CHRSUM COMPARES THE CHECK SUM OF MEMORY TO THE
               VAULES STOFEL IN LOCATIONS SUM AND SUM + 1. IF
            ; THE SUM IS DIFFERENT CARRY IS SET TO 1 ELSE
            ; CARRY IS ZEEC.
                    JSR INCSUM ; GET CHKSUM OF CMOS MEMORY
Ø4Ø1 BD Ø3FØ CHKSUM:
                   SUM CHECK FIRST BYTE
0404 E1 0000 CMFA
                      CHKERR ; TOO BAD
2407 26 07 = BNE
                    SUM+1 ; SECOND PYTE
0409 F1 0001 CMPB
                      CHKERR
0400 26 02 = BNE
                              ; CARRY = @ MEANS OF
              CIC
242E 20
               RTS
                                      ; CARRY = 1 MEANS FAIL
                    SEC
            CHKERR:
0410 0D
               RTS
0411 39
              SETSUM
               SETSUM PUTS THE CHECK SUM OF MEMORY INTO
             ; LOCATIONS SUM AND SUM + 1
                                      GET CHECK SUM OF MEMORY
                              DOSUM
0412 BD 03F0 SETSUM:
                    JSR
                               ;STORE FIRST BYTE
                       SUM
2415 B7 2020
               STAA
                       SUM+1 ; SECOND TOO
0418 F7 0001
              STAB
               RTS
0415 39
```

100 99 ; POUTINE TO SEF IF SYS CODE IN DIGIAB IS OK ; RETURNS Z=1 IF CK 241CF CHRSYS S.SYS LDAA 2410 SE C5 # \$ & F ANDA 0411 84 0F 0420 91 302 CMPA DIGTAB+6 0422 26 08 = BNE SYSEET ; BAD NEWS ; NOW FOR HIGHER DIGIT 2424 96 C5 LDAA S.SYS LSRA 0426 44 LSRA 0427 44 LSRA **2428** 44 LSRA 0429 44 DIGTAL+5 CMPA 242A 91 2FZ SYSRET: **042**0 39 ; FRIL CHECKS TO SEE IF THIS CARD IS THE SAME ; AS THE LAST ONE. IF IT IS NOT (AND IT HAS A VALID ; SYSTEM CODE) THEN WE STORE THIS AS THE NEW ; COMPARAND AND CLEAP THE COUNT OF ERROR TRIES ; »; 042DP FRTI 0421 BD 0410 JSR CHKSYS 2430 26 0C = BNE FRTS ; FAD SYS CODE 0432 CE 0205 IDX #\$0005 ;FIVE DIGS IN RTLPUF LDAA LIGTAB-1, X 0435 A6 29Z FRTLL: RTLEUF-1,X CMPA 0437 A1 39Z NEWFRT BNE 2439 26 04 = $D \equiv X$ 243E 09

Ø43026F7 = BNE FRTLL

; IT WAS THE SAME

Ø43E 39 FRTS: RTS

243F AC 29Z NEWFRT: LIAA DIGTAR-1,X

2441 A7 39Z STAA ETIPUF-1,X

2443 09 DEX

 $2444 \ 26 \ F9 = BNE NEWFET$

0446 7F 003F CIR NTRIES

0449 39 RTS

;

; ROUTINE TO CHECK DURESS FLAC

; TRIGGERS RELAY IF SET

244AP DURESS = *

044A SE 81 LDAA FPROM+1

2440 84 22 ANDA #C.DUF

244E 27 DE BEQ NOIUR ; EE DIIN'T BUY THE LURESS OPTION

2452 96 107 IDAA IUPESF

2452 27 2A = BEQ NOITE ; HE DIDN'S COMPLAIN

,

0454 86 40 IDAA #R.DUR

0-59 CE FC7C LDX #T.03S

Ø450 DF ØCZ STX DUCNTF

Ø45E 39 NODUR: RTS

:

```
ROUTINE TO CHECK IDEK PASSWORD
            FETURNS WITH CAFFY = 1 IF CK
            ; CARRY = 0 IF FAD
            ; CALLS MIX TO PECALCULATE COMBINATION FUNCTION
            ; ASSUMES CARD IMAGE IN DIGPAE
            ; AND PASSWORD IN KEYTAB
              MIXPTR IS A CALCULATED INDEX INTO FIGTAB
           ; COMBX IS AN INDEX INTO MASTER
            ; WE PROCESS THE DIGITS OF THE PASSWORD IN ORDER
      245FP COMBIN = **
245F BD 0482
                  MIX ; TABLE OF TIGIT INTICES IN 'MASTER'
           JSR
0462 7F 004A
           CIR
                     MIXPTR ; MSB OF XEEC
0465 CE 0002
           IDX #2 :FIEST DIGIT OF PASSWORD
2466 A6 217 COMBI:
                  LDAA
                            MASTER, X
046A DF 48Z
          STX
                     COMBX
24€0 97 4BZ
          STAA MIXPTE+1
0461 DF 4AZ
              LDX
                    MIXPTE
```

; NOW X INDICATES WHICH DIGIT OF HIS ; CARD FORMS THIS DIGIT OF THE PASSWORD

DIGTAB, X LDAA 2478 A6 2AZ COMEX IDX0472 DE 48Z KEYTAE, X CMPA 0474 A1 14Z COMBAD 0476 26 08 = BNE INX0478 08 #3 CPX 0479 EC 0003 COMBI BNE 047C 26 EA =

SEC 047E 2D

RTS 047F 39

CLC COMBAD: 0480 0C

RTS Ø481 39

```
; SUBROUTINE TO PEFFAFE COMPARAND
; TABLE FOR ILEK PERSONAL CODE
; THE IDEK CODE IS 4 DIGITS TAKEN FROM THE CARDHOLDER'S
; 5 DIGIT CODE IN AN ARRITRARY ORDER
; SO WE HAVE ALL COMBINATIONS OF FIVE THINGS
; TAKEN FOUR AT A TIME
; >>>120<<<
; SPECIFY WEICH OF THE FIVE IS MISSING (3 BITS)
; >>>24<<<
; SPECIFY WHICH OF THE FOUR APPEARS FIRST (2 BITS)
; >>>E<<<
; SPECIFY WHICH COMES NEXT (2 BITS)
; >>>2<<<
; TAKE THE REMAINING TWO IN ORDER, OR REVERSED (1 FIT)
; FIT MEANINGS:
; TTHE PERM/COME SWITCH HAS FOUR FIELDS,
; IN THIS FORM: (MMMFFSSX)
; WHERE MMM INTICATES WHICH IS MISSING
; FF...WHICH COMES FIRST
; SS...WHICH COMES SECOND
; X...=1 IF LAST SHOULD BE FLIPPED
```

```
; RTC
    AIL TASKS WHICH REQUIRE TIME DELAYS AND ALL
    ; PARAMETERS REQUIRING CONTINUOUS MONITORING
    ; ARE HANDLED BY THIS SET OF ROUTINES.
      SPECIFICALLY, THIS MODULE HANDLES THE
      FOLLOWING TASKS:
      DOOR OPEN FUSHBUTTON MONITORING
    ; RELAY ACTIVATION SEQUENCES
    ; RELAY CLOSURES AFTER TIME DELAY
      DEAD MAN SET
      CARD EDGE DETECT
```

TITLE FTC

•

; DEFINE MOLULE STARTING ADDRESS

•

2220 PSECT

•

2000 7E 2000 JMP RTC

2003 7E 00F4 JMF OFEN

0006 7E 01F5 JMP BLANK

2009 7E 015B JMF RIYON

			1.	13		
			5			
			•			
			,	RTC		
			• •			
			*			and a second of the second of
						N SERVICE ROUTINE FOR THE FEAL
						RAUPTS. A FISING EDGE OF THE CICCK
						NTERRUPT WHICH VECTORS TO FIG.
						IS SUPROUTINES TO EXECUTE THE
			;	VARICUS	TASES T	HAT NEED SERVICING ONE AT A TIME.
			;			
			;			
		079CI	FT	C		**E
202C	ce.	4 V 7		LDAA	VAREND	
266E			=		>,<	;STACK CVERFLOW????
222	£ \.		ţ			
221E	98		,	LDAA	PUFP	; CLR INTERRUPT AT FIA
0 × 1 ×		r			#\$Zô	; RESET PIA DDR'S
8014					CSFA	
2216				LTAA	#\$2A	
2218				STAA	•	
EØ1A					#5FF	
0 × 1 C				STAA	FUFA	
ez1E				LDAA	#5 F E	
0020				STAA	FUFE	
2022 2022				LDAA	#\$33	; SET DEAD MAN HIGH
0022 0024				STAA	CSRA	
0024 0026				LDAA	-	
				STAA	CSRE	
CVZC	· 9	7 A7		STUR	U 20 11 2	

			•			
202A	BD	2174		JSF	KEYSER	; SCAN KEYBD
002I	ΒD	2023A		JSR	CRIELG	; CHK FOR CRD IN
2036	BD	£069		JSB	MUX	FRENT THE DISPLAY IF NEETFD
2633	EL	3050		JSK	AJF	CHK DOOR OPFN PUSEBUTTON
0036	BD	22E1		JSR	CNTIN	COUNT DOWN SERVICE TIMERS
			• •			
203 9	3 F			RTI		; RETURN TO BACKGROUND TASE
			; ;			
2636 2636	BD ED BD	2069 3090 301	•	JSR JSR	MUX	;TEND THE DISPLAY IF NEEDS ;CHK DOOR OPEN PUSEBUTTON ;COUNT DOWN SERVICE TIMERS

```
CEDEDG
           ; CHECKS FOR CARD, SETS CROFIG ACCORDINGLY
                 NC CARI
           ; 22
           ; NN (1<NN<=20) CARD IN, BUT BOUNCING
                     CARD IN, NOT YET PROCESSED
           ; 21
                    CARL IN, ALREADY PROCESSED
           ; FE
      223AP CRUEDG
203A SF 127 LDAA FIMORE ; ARE WE EDITING?
              BNE CEDDN ; YES; IGNORE CARDS
Ø030 2€ 2A =
203E 96 11Z LDAA CRIFIG
0040 26 11 = BNT WASIN
           ; HERE IF THE CARD WAS NOT IN LAST TIME
2042 96 A6 I.DAA BUFE
0244 84 61 ANDA #$81
0046 27 20 = BEQ CRIIN
2648 86 22 IDAA #$20
OWAA 97 112 STAA CECFIG ; PUT DEFOUNCE CNT INTO CREFIG
004C 7F 001B CIR
                    KEYONT ; IDEK ENTRY START OVER
                     DUPESE ; DURESS MUST PE AFTER CARD IN
           CIR
0041 7F 0010
             RIS
0052 39
```

120

EDITOR DISPLAY MULTIPLEXER ; CAIL FEFE ONCE A TICK TO CHANGE THE DISPLAY THIS ROUTINE IS HIGHLY NON-REENTRANT INDEED, IT CUTFUTS A DIFFERENT DIGIT EACH TIME IT IS CALLED. 0069P MUX FDMODE ; SHOUID THE DISPLAY BE LIT? 2265 SE 122 LDAA CREDN ;;NO 206B 27 FB = ΒΞQ MUXFTP+1 LDAA 0061 96 4DZ ASLA 22EF 48 MUXIMP 2072 97 4EZ STAA IDAE BUFB 2272 DE AE ANDB #\$ £1 0274 C4 F1 ORAB MUXIME 0276 DA 4IZ ; E CONTAINS DIGIT# ; NOW GET DATA FOR THIS DIGIT BUFA LDAA 2676 96 A4 #\$F0 227A 84 F2 ANDA MUXPTR IDX2070 DE 40Z KEYTAE, X ORAA 207E AA 14Z 2282 97 A4 STAA BUFA 6685 IT AE STAB FUFF DEX **0284 29** ; DEX DOESN'T SET FLAGS NICELY! 0085 BC 3000 CPX *+5 0288 2A 03 = BPL #\$6065 LDX 208A CE 2035 MUXPIE STX 003D DF 4CZ RTS 00E1 39

```
122
            121
              APB
                                             CAUSES DOOR OPEN
               CHECKS DOOR CPEN PUSHBUTTON.
             SEQUENCE WHEN CLOSURE IS DETECTED IF PUSHER'S
               FINGER HAS RIGHT SYSTEM CODE
                             FPROM ; CFK FOR AS OPTION
                      LDAA
0292 96 BC APR:
                     #O.AS
0292 84 20 ANDA
                     APBD
8894 27 1A = BEQ
                      APBFLG ; IGNORE SWITCH IF
            LDAA
029€ 9€ 10Z
                              ; ALREADY SERVICED
                      APX
8898 26 8D = BNE
                             OPEN DOOR IF SWITCH
                       S.XXX
               LUAA
229A 9€ 03
                      #X.AS ; IS PUSHED
               ANDA
0090 84 80
                       APFD
               BNE
209E 26 10 =
                       CFEN
               JSR
20A2 BD 02F4
                       APFFLG ; FLAG AS SERVICED
               INC
QVA3 70 2212
               RTS
00A6 39
                              S.XXX ; CLR FLAG WHEN SWITCE
                       LDAA
22A7 96 C3 APX:
                            ; IS REIEASED
                    #X.AS
          ANDA
00A9 84 80
                       APFI
              5 EQ
22AP 27 23 =
                       AFEFLG
            CIR
22AL 7F 2212
                       RMS
             AFBD:
SCBC 35
```

*

;

CNTDN

1

- EVERY TASK INVOLVING A TIME DELAY HAS A
- COUNTER ASSOCIATED WITH IT. THESE TWO EYTE
- F COUNTERS ARE LOADED WITH A NUMBER TO ACTIVATE
- FREM. EACH COUNTER THEN INCREMENTS ON EACH
- GIOCK TICK UNTIL IT OVERFICWS, AT WHICH TIME
- ; A COMPLETION FOUTINE IS CAILED TO TAKE THE
- ; APPROPRIATE ACTION.

:

- ; YOU SHOULD ALSO BE AWARE THAT EACH
- ; COMPLETION ROUTINE IS CALLED WITH A VAIUE IN AC A
- ; EQUAL TO 2 N WHERE N IS THE VECTOR SIOT NUMBER
- ; OF THAT ROUTINE.
- ; THIS MAKES FOR SIMPLIFIED RLYCFF CAILS

•

00F1 CE 2022 CNTDN: LDX ≠\$0000 ;SET LOOP INDICES

26 E4 86 31 LDAA #\$61

•

Exhé EI vez CNTDNI: TSI CNTRS,X ;CLOCK EACH COUNTER

0235 27 1D = BEQ CATDNS ;UNLESS ITS ALREADY

QQPA & C Z1Z INC CNTRS+1.X ; ZERC

20FC 26 19 = ENE CNTDNS

REFIEC 202 INC CHIRS, X

2006 26 15 = PNE CNTDNS

PSHA 0002 36 XREGY ; IF COUNTER OVERPLOWS STX 0002 DF 40Z ;TO ZERO. CALL ASSOCIATED #MSB SERV LDAA 000t 86 ?? XSEGØ ; SERVICE ROUTINE STAA 0007 S7 40Z XREG0 LLX 0009 DE 402 ISE SERV,X LIX 22Cb EE 77 PULA 00CI 32 FSHA 680B 36 2 , X JSE SECT AP 28 CIRA 00D1 4F XIFG@ STAA 00D2 97 40Z XREG2 LDX 0214 DE 422 PUIA 0616 32 ; IN CREMENT LOOP INDICES CNTDNS: INX 22D7 28 ; LOOP UNTIL ALL CNIFS SERVICED INX 00D8 08 ; SHIFT BIT TO NEXT PLACE ASLA 2015 48 #NCNTRS CPX20DA 80 0012 CNTDNI 00DD 26 D7 = ENE

		;			
		;	SERVICE	TABLE	
		;			
	02E2F	SEI	₽ V		> ;<
00E%			WCED	GCON	
00E2			WORD	GOCFF	
22E4			WORI	GXOFF	
00 E 6			WORD	EDENI	
02 E 8			WORL	RLYCFF	; ERCFF
2 v EA			WORD	RIYOFF	; ASOFF
20EC			WORD	RLYCFF	; IUOFF
22EE			WORL	RTS3	FOR PATCHING
		•			

```
130
             129
           ; THIS ROUTINE IS CALLED WHEN
           ; THE EDITOR HAS DONE NOTHING FOR A WHOLE MINUTE
           ; SO WE LEAVE EDIT MODE
      COFOF EDEND
                     EDMODE
00F0 7F 2012 CIA
        RTS
06 F3 39
            ; OPEN
            ; STARTS LOOR OPEN SEQUENCE.
           ; TURNS ON ALARM SHUNT, WAKES UP GOON TO TURN
            ; ON GO RELAY AFTER 50 MILLISECONE DELAY.
                IIAA IPROM ; CHECK 'AS' OPTION, LEAVE
06 F4 S6 82 OPEN:
QQFt 84 22 ANDA #O.AS FRELAY OFF UNIESS IN
QQF8 27 25 = BEC OPENS
eefa ee ee la llaa fr.as ;Turn on 'as' Relay
ZEFC PD 015B JSR RIYON
                     JSE NOTIME ; TURN OFF CONFITCTING TIMERS
20FF BD 814B OFENS:
                  #T.50MS ;WAKE UP GOON IN 52 MS
2102 CE FFF0 LDX
2125 DF 22Z STX
                     OFCMIF
                     RIS
           OF END:
0107 39
                             CPEND
      2127P ETS3
```

```
GCCN
              TURN ON GO RELAY
            ; ENABLE EITHER GOOFF OR GXOFF TO
            ; TURN IT OFF LATER
            ; "CONE IN, TAILCE. HERE YOU MAY ROAST YOUR GOOSE.
                    IDAA #R.GO ; ACTIVATE RELAY
2108 88 88 GOON:
210A BL 215E JSR FIYON
                     #GOCNTR ; SET DELAY ACORDING
elet chece idx
                             ;TO VTD SWITCHES IF
                      S.VID
              LDAA
0112 96 C6
                      #$2F ;VTD NOT ZERO
          ANIA
0112 84 2F
                      GCCNX
0114 27 24 = BEC
                  CALCT
2116 BI 2182 JSR
              RTS
2119 39
                      LIAA #SFF ; WHEN VTD IS ZERO.
          GOONX:
011A 86 FF
                      GXCNTR ; ENABLE ROUTINE IC
            AATS
0110 97 242
                      GYCNTE+1; CIOSE GO RELAY AS SOON
           STAA
2112 97 952
                              ; AS CARD IS REMOVED
                      RTS
            COOMD:
2122 39
```

```
133
               GOCFF
             ; "I FRAY YOU, REMEMBER THE PORTER"
             ; WHEN 'GO' RELAY TIMES OUT, WE MUST KEEF
             ; THE AS RELAY CLOSED AWHILE IONGER
             ; TIME SPECIFIED BY THE AS/DOD SWITCHES
2121 86 87 GOOFF: LDAA #R.GO
2123 FD 2155 JSR FIYOFF ; CLOSE 'GO' RELAY
                                       ; READ AS/DOD SWITCHES
2126 96 CE ILLAA S.AS
               LSEA
012c 44
                LSRA
2129 44
                LSEA
012A 44
               ISRA
212F 44
                     ;AS=0 MEANS SHORTEST TIME
              INCA
0120 40
               ASIA
0120 48
             ; AT THIS POINT, AC CONTAINS @@@XXXX@
                       #ASCNTR ; I CAD 'AS' COUNTER
            \mathbf{I} \, \, \mathbf{D} \, \mathbf{X}
Ø12F CE 202A
0131 PI 0160 JSR CAICT ;ACCORDING TO SWITCHES
                ETS
0134 39
```

```
GXCFF
             CHECKS IF CARD STILL IN SIOT.
           ; IF NOT, DISABLES GO IMMEDIATELY
           ; IF SO, WAKES ITSFIF UP ON NEXT CLOCK.
           ; "I'LL DEVIL FORTER IT NO LONGER"
      2135P GXOFF =
0135 96 A6 LDAA BUFF ; CHECK FOR CARD
0137 84 21 ANDA
                   #21
0139 26 09 = ENE
           ; REEP IT ON IF A.S. BUTTON IS PUSHED
213B 96 C3 IDAA S.XXX
0131 84 82 ANIA #X.AS
213F 27 23 = BEQ STILL
           ; GO CLOSE GO AND THEN AS RELAYS
2141 7E 2121 JMP GCCFF
           ; EERE IF WE WANT TO STAY OPEN
2144 SE FF STILL: LDAA #$FF ;WAKE ME UP AT
2146 97 84Z STAA GXCNTR ; NEXT CIOCK TICK
2148 97 25Z STAA GYCNTE+1
          GXI:
                    PTS
£14F 39
```

```
137
             ; NOTIME TURNS OFF A WHOLE SLEW OF COUNTERS
             ; CAIL HERE WHEN YOU START A 'GO SEQUENCE'
             ; SO THAT YOUR FREDECESSORS CANNOT INTERFERE WITH YOU
2145 CE 2222 NOTIME: LDX
                               #0
               STX ASCNTR
214E DF ZAZ
2152 IF 222
               STX
                       GOCNIE
0152 DF 027
               STX
                      OPCNTP
2154 39
               FTS
               RIYOFF
            ; PLYCFF CLOSES THE RELAY INDICATED
            ; EY MASK (E.G. $80) IN AC A
      2155P FIYOFF =
0155 43
               COMA
0156 94 At ANDA
                      BUFE
               STAA
2158 97 Af
                      PUFE
2158 39
               RIS
                     TURNS ON A REIAY
            ; RIYON
                      BIT MASK E.G. $82 IN AC A
      215FF RLYON
015b 9A At
             ORAA
                      BUFB
```

0150 97 A6

STAA

BUFB

```
139
                                         140
             CALCT
           ; CALCULATE TIMER CONSTANT FROM VALUE
           ; IN ACCUM A. ACCUM A CONTAINS TIME IN SECONDS,
           ; X FOINTS TO TIMER.
                 CIP CAX ; ACCUMULATE TIMER CONST.
2162 6F 26 CAICT:
elez er el cir 1,x ;in xrege
2164 E6 21 CALCTL: IDAB 1.X ; SUBTRACT ONE SECOND
         SUEE #ISB (-T.21S) ; EACH TIME THRU LOOF
0166 00 20
0168 E7 01 STAB 1,X
         LDAF C,X
21EA EE 27
2166 62 21 SECE #MSP (-T.21S) ; MSB
216E E7 27 STAB 2,X
                           GO THRU IOOF UNTIL
0172 4A DECA
2171 28 F1 = PNE CALCTI ; ACCUM A COUNTED OUT
                            ; RETURN WITH TIMER
              RTS
@170 39
                            ; CONST. IN X
```

```
; KEYSER
            ; MAIN KEYECAFD SERVICE ENTRY,
            ; CALL HEFE AT RTC TO CHECK KEYBOARD
            ; CONTINUALLY SHOVES NEW KEYS INTO KEYTAP
            ; CALLS DEBCUNCE AND STASH ETC..
                             *
      2174P KEYSER
                             ; WHAT HAS BEEN PUSHED?
                    DF
0174 BD 017E JSR
                             FF MEANS NOTHING
              TSTA
0177 4D
                     NOKEY
2178 2F 23 = BMI
217% FL 2199 JSF STASH ; PUT INTO MEMORY
           NOREY:
                   RIS
217D 39
```

DEFOUNCE ; RETURNS # OF KEY IN AC A ; RETURNS IF IF NO NEW REYS THIS TIME ; USES SUER KEYSCAN 217EP DB = 0178 BD 0114 JSR REYSON GOT NEW KEY IN B 2181 98 222 IDAA OIEKEY 2180 D7 242 STAP CIDKEY ; SAVE THIS # FOR NEXT TIME JA CONTAINS ONLY COPY OF CLD ONE **2185** 11 CBA2186 27 28 = PEQ OLDIE ; HERE IF WE SEE KEY FOR FIRST TIME 2188 FF 221F CIR KEYFLG 2169 86 FF LDAA #\$FF ; DON'T ASSIMILATE UNTIL LATER 2161 39 5 TS ; HERE IF SEEN AT LEAST ONCE REFORE 218E IE 1FZ OLDIE: LDAF KEYFLG 2192 27 23 = BEC GOOLIF ; BERE IF SEEN MANY TIMES 2192 36 FF IDAA #\$FF RTS **01**94 39 2195 7A 201F GOODIE: DEC KEYFLG ; NO LONGER VIRGIN 0198 3S ETS FREY # IN AC A STILL

,

; STASH ; PROCESS KEYBOARD CHAPS

;

; IF A NUM. STORES IT INTO KEYTAB

; AND INCREMENTS KEYONT

; IF DURESS, SETS DUBESF FLAG

•

; CAILED WITH CHAR IN AC A

;

0199P STASH = %

; FIEST FOR THE SPECIAL CYECKS

•

0199 81 01 CMFA #\$ZA ; DURESS CHARACTER

21SF 27 2M = BEO DURKEY

2191 2A 25 = BFI CMDKEY ; 12 AND UF ARE CMDS

; HERE IF IT IS A FIAIN NUMBER

219F 7F 021E TST POISON

21A2 27 23 = EEQ *+5

21A4 EL 21E5 JSR FLANK ; FIRST CHAR AFTER CMD CLEARS DISPLAY

; SEE IF THERE IS ROOM

21A7 D6 17Z LDAF KEYCNT

21A9 C1 &6 CMFB #\$86

21AF 27 07 = BEQ RTS4 ;DISPLAY ALREADY FULL

; CK, STICK IT IN

WIAD 50 INCP

EIAE D7 1FZ STAB KEYCNT

01 TO DE 1AZ IDA KEYPTR ; WHICH IS KEYCNT-1

21B2 A7 13Z STAA KEYTAF-1,X

21B4 39 FTS4: RTS

;

; HERE TO FIANK OUT THE WHOLE DISPLAY

; KRUMPS X AND B

0135F BLANK = *

21F5 DE AE LDAB FUFF

01B7 CA CE CRAF #\$QE

21P9 D7 Af STAB BUFF

;

21 BE CE OFOF IDX #\$0FOF

21 BE DF 14Z STX KEYTAE

0102 DF 16Z STX KEYTAF+2

01C2 DF 19Z STX KEYTAB+4

21C4 7F 0c1B CLR KEYCNT

2107 7F EVIE CIR POISON

21CA 39 ETS

,

21CBF DURKEY = *

21CF 97 1CZ STAA IUPESF ; MAKE FLAG NON-ZERO

eicl 39 RTS

,

; HERE WEEN WE SEE A CMD KEY

01CE 97 1DZ CMDKEY: STAA CMDBYT

21DØ 7C ØV1E INC POISON

01D3 39 RTS

ij

```
149
             ; KEYSCAN
             ; TEILS WHAT KEY IS LOWN
             ; ANSWER IS IN AC E
             ; @ THROUGH $@A DESIGNATES KEY
             ; $10 THROUGH $1A DESIGNATES SHIFTEL CONTECL KEY
             ; FF MEANS NO KEYS FUSHED
       01D4F KEYSON =
                               ;START WITH KEY O
01D4 5F
              CIRF
             ; DETERMINE WHAT ROW THE KEY IS IN
21D5 96 EZ
               LDAA
                      ROWE
0117 43
               COMA
                       #$F@ :UNUSED BITS
21 Lc 84 F2
               ANDA
01DA 26 15 =
             PΝΞ
                       GOTIT
                                       ; NEXT ROW STARTS WITH KEY 4
21DC CB 04
               ADDB
                       #4
21DE 96 E1
               LLAA
                      用OWと・1
01E2 43
               COMA
                      #$FØ
21E1 84 F0
               ANDA
01E3 26 0C =
                       GOTIT
              BNE
01E5 CB 24
               ADDE
                       #4
01E7 96 E2
21E9 43
               COMA
                       #$ F6
               ANDA
                       #$70
                                       ;TRASH BIT FROM SHIFT KEY
21EA 84 78
               ANDA
```

01EC 26 23 = BNA

GOTIT

; HERE IF NOW FOWS FAVE KEYS DOWN

Ø1EE CE FF IDAF #\$FF

21F2 39 RTS

ij

; NOW TO DETERMINE WHICH OF THE FOUR COLUMNS IT IS

; AT THIS POINT, E CONTAINS 2, 4, OF 8

; AND A CONTAINS A 'ONE-OF-FOUR' COLE IN THE MSE'S

; THE COLE FOR REY & IS 10; KFY 1 IS 20, ETC.

•

21F1F GOTIT = *

21F1 44 ISRA

01F2 44 ISRA

21F3 44 LSEA

21F4 44 LSEA

; NOW CODE IS THE THE FOUR LSB'S

21F5 44 YEYSI: ISRA ; FUT A BIT INTO CARRY

FIAG

21F6 25 03 = BCS DONKEY ; IF A ONE, THEN WE'FE THEOUGH

01F8 50 INCB ;NOPE...GO TO NEXT BIT

21F9 20 FA = BFA KEYSI ;LOOP UNTIL FIND ONE

; NOTE THAT WE ARE GUARANTEED THAT AC IS NON-ZERO!!!

; HERE WITH NUMERIC IN AC B

; SEE IF SHIFT KEY IS FUSHED

eife 7D eff2 TST howe+2

01FL 2F 02 = BMI *+4 :SKIP IF NOT PUSHED

2200 CA 12 OPAF #\$10 ;ADD IN SHIFT BIT

0202 39 RTS

What is claimed is:

- 1. A security access system, comprising:
- a central processor, comprising:
 - a programmable memory storing data specifying personnel access at plural remote terminals; and
 - means for communicating with said plural remote terminals; and
- plural remote terminals connected by said communicating means with said central processor, each comprising:
 - a programmable memory within said terminal storing data specifying personnel access for said remote terminal; and
 - means within said terminal for providing selective, programmable access at n remote location in response to either said central processor memory 15 data or said remote terminal memory data.
- 2. A security access system, as defined in claim 1, wherein said remote terminal additionally comprises:
 - means for programming said memory for storing different 20 personnel access data in an ordered stack comprising: means for deleting individual access data from said stack;
 - means for compressing said stack whenever said stack comprises memory locations from which access data has been deleted; and

means for maintaining the order of said stack.

- 3. A security access system, as defined in claim 1, wherein said remote terminal additionally comprises:
 - means for storing data specifying times of day for access for said same personnel; and
 - means for comparing said stored time of day data with real time to provide selective access.
- 4. A security access system, as defined in claim 3, wherein
- 5. A security access system, as defined in claim 4, wherein said comparing means comprises plural realtime clocks, each of which is independently setable to provide access at different times of day.
- 6. A security access system, as defined in claim 1, wherein 40 said remote terminal means for providing access at a remote

154

location in response to either said central processor memory data or said remote terminal memory data comprises means for determining the integrity of communication lines with said central processor and for providing access in response to said remote terminal memory data if said communication lines are faulty.

7. A security access system, as defined in claim 1, wherein said remote terminal additionally comprises:

keyboard means;

- means connecting said keyboard means to program said memory; and
- means connected to said keyboard means and said memory for providing selective access at said remote location in response to data entered on said keyboard means by personnel requesting access.
- 8. A security access system, as defined in claim 7, wherein said data entered on said keyboard means for providing access is a predetermined permutation and combination of data stored in said memory.
- 9. A security access system, as defined in claim 1, wherein at least one of said remote terminals is a unit comprising said programmable memory and said means for providing selective, programmable access.
- 10. A security access system, as defined in claim 1, wherein at least one of said remote terminals also includes a card reader.
- 11. A security access system, as defined in claim 1, wherein at least one of said remote terminals additionally comprises means responsive to magnetically coded indicia on a card for reading and storing an identification number peculiar to the holder of said card.
- 12. A security access system, as defined in claim 10 or 11, wherein at least one of said remote terminals is a unit.
- 13. A security access system, as defined in claim 1, said means storing time of day access data is programmable. 35 wherein at least one of said remote terminals additionally comprises a door access control.
 - 14. A security access system as defined in claim 1, wherein at least one of said remote terminals additionally comprises a keyboard.