



US00RE34535E

United States Patent [19]

[11] E

Patent Number: Re. 34,535

Paterson et al.

[45] Reissued Date of Patent: Feb. 8, 1994

[54] FLOATING GATE MEMORY WITH  
IMPROVED DIELECTRIC

[75] Inventors: James L. Paterson, Richardson;  
Roger A. Haken, Dallas, both of Tex.

[73] Assignee: Texas Instruments Incorporated,  
Dallas, Tex.

[21] Appl. No.: 541,435

[22] Filed: Jun. 22, 1990

Related U.S. Patent Documents

Reissue of:

[64] Patent No.: 4,613,956  
Issued: Sep. 23, 1986  
Appl. No.: 469,075  
Filed: Feb. 23, 1983

U.S. Applications:

[63] Continuation of Ser. No. 249,019, Sep. 23, 1988,  
abandoned.

[51] Int. Cl.<sup>5</sup> ..... G11C 11/40  
[52] U.S. Cl. .... 365/185; 257/319  
[58] Field of Search ..... 365/185; 357/23.5;  
257/318, 319

[56] References Cited

U.S. PATENT DOCUMENTS

3,895,360	7/1975	Cricchi et al.	340/173
4,115,914	9/1978	Harari	29/571
4,122,544	10/1978	McElroy	365/185
4,203,158	5/1980	Dov Frohman-Bentchkovsky et al.	365/185
4,209,849	6/1980	Schrenk	365/185
4,270,262	6/1981	Hori et al.	29/571
4,302,766	11/1981	Guterman et al.	357/23.5
4,329,706	5/1982	Crowder et al.	357/71
4,340,953	7/1982	Iwamura et al.	369/126
4,399,449	8/1983	Herman et al.	357/53
4,409,723	10/1983	Harari	29/571
4,426,764	1/1984	Kosa et al.	29/571
4,446,536	5/1984	Rodgers	368/230
4,451,904	5/1984	Sugiura et al.	365/182
4,455,568	6/1984	Shiota	357/54
4,456,978	6/1984	Morley et al.	365/184

4,466,172	8/1984	Batra	29/571
4,490,900	1/1985	Chiu	29/571
4,495,693	1/1985	Iwahashi et al.	29/571
4,532,022	7/1985	Takasaki et al.	204/192
4,581,622	4/1986	Takasaki et al.	357/23.5
4,630,086	12/1986	Sato et al.	357/23.5
4,668,970	5/1987	Yatsuda et al.	365/185

FOREIGN PATENT DOCUMENTS

150284	12/1976	Japan
53-63879	6/1978	Japan
109783	8/1979	Japan
55-22880	2/1980	Japan
55-22881	2/1980	Japan
57-76876	5/1982	Japan

OTHER PUBLICATIONS

Takashi Ito, et al., "Low-Voltage Alterable EAROM Cells with Nitride-Barrier Avalance-Injection MIS (NAMIS)," Jun., 1979, IEEE Trans. on Electron Devices, vol. ED-26, No. 6, p. 906.

Eiichi Suzuki, et al., "A Low-Voltage Alterable EEPROM with Metal-Oxide-Nitride-Oxide-Semiconductor (MONOS) Structures", Feb., 1983, IEEE Transactions on Electron Devices, vol. ED-30, No. 2, p. 122.


Primary Examiner—Joseph A. Popek


Attorney, Agent, or Firm—Theodore D. Lindgren; Leo N. Heiting; Richard L. Donaldson

[57] ABSTRACT


The dielectric between the floating gate and the control gate, in an EEPROM or other floating gate memory is made by forming an oxide/nitride stack over the (first polysilicon) control gate. This dielectric not only provides a very high specific capacitance, which is desired to provide tight coupling of the control to the floating gate, but also provides excellent dielectric integrity. Moreover, the thickness of this dielectric layer does not exhibit any uncontrolled increase during exposure to second gate oxidation. Thus, the polysilicon-to-polysilicon dielectric is not only of high specific capacitance and high integrity, it is also very uniform.

8 Claims, 2 Drawing Sheets







*Fig. 1*




*Fig. 2*



*Fig. 3*



*Fig. 4*



*Fig. 5*




Fig. 6a




Fig. 6b




Fig. 7




Fig. 8a

Fig. 8b




Fig. 8c



## FLOATING GATE MEMORY WITH IMPROVED DIELECTRIC

Matter enclosed in heavy brackets [ ] appears in the original patent but forms no part of this reissue specification; matter printed in italics indicates the additions made by reissue.

*This application is a continuation of application Ser. No. 07/249,019, filed Sep. 23, 1988, abandoned.*

*This Application is a reissue application of U.S. Pat. No. 4,613,956, which issued from Ser. No. 469,075, filed Feb. 23, 1983.*

### BACKGROUND AND SUMMARY OF THE INVENTION

The present invention relates to a method for fabricating a floating gate memory.

One of the key process issues for realizing high performance analog and digital circuits is the ability to fabricate precision, high value, polysilicon to polysilicon capacitors at the same time as low resistance polysilicon gates and interconnects.

A common technique for producing polysilicon to polysilicon capacitors is to lightly dope the first level of polysilicon (bottom plate) to 100 ohms per square, so a very uniform dielectric can be grown on polysilicon at the same time the gate oxide is regrown. Second level polysilicon is then used as the top plate.

The main limitation with this technique is that the capacitor's dielectric thickness, and hence maximum value, is controlled by the regrown gate oxide thickness. For a 700 Å gate oxide process this increases the dielectric to about 1100 Å (oxide grows faster on doped polysilicon, resulting in a capacitance of 0.2 pF/mil<sup>2</sup>).

This problem is particularly acute in floating gate memories, such as EPROMs, EEPROMs, and other floating gate technologies. Such floating gate technologies are widely used to achieve a nonvolatile memory by storing charge in the floating gate by tunnel or avalanche injection through a thin dielectric adjacent to the gate, usually a dielectric between the gate and the substrate.

In such memories, normally a reverse process is used. That is, the first polysilicon level is used for the floating gates which are totally encapsulated and isolated portions of polysilicon. The control gates for each cell, and any other necessary transistors, are formed in the second polysilicon level.

As floating memories are scaled down, the problem is to lower the operating voltage while retaining essentially the same voltage swing on the floating gate. That is, if the write voltage which can be applied to the control gate is scaled down from 20 volts to 15 volts, it is highly desirable to be able to still apply the same voltage swing to the floating gate with a 15 volt control signal as was previously possible with a 20 volt control signal. To accomplish this, very close coupling between the floating gate and the control gate is required. This in turn requires very high specific capacitance between the floating gate and the control gate.

A complicating factor in achieving this necessary high specific capacitance is that a very good quality insulator is needed. Not only is integrity essential under the high dielectric stress imposed by the high voltages necessarily used for writing in a floating gate memory, but also leakage between the floating gate and the con-

trol gate imposes another very important parameter. That is, since information is stored by charges trapped in the floating gate, one of the critical limitations on device performance is imposed by the leakiness of the dielectric between the floating gate and the control gate, since this provides one of the critical leakage paths.

Thus it is an object of the present invention to provide a floating gate memory cell having a very high specific capacitance between the floating gate and the control gate.

It is a further object of the present invention to provide a floating gate memory cell in which the specific capacitance between the floating gate and the control gate is very high, and the dielectric integrity between the floating gate and the control gate is also very high.

It is further object of the present invention to provide a method for fabricating a floating gate memory cell in which the specific capacitance between the floating gate and the control is very high in which the leakage resistance between the floating gate and the control gate is also extremely high.

A further difficulty in the prior art of floating memories is that many floating gate memory processes have strayed far afield into the realm of exotic processing techniques. While the requirement of injecting charge through an insulator into the floating gate necessarily requires some unusual processing techniques, to provide a good quality dielectric and to withstand the high write voltages required, exotic fabrication processes can impose a heavy burden of reliability and cost.

Thus it is an object of the present invention to provide a method for fabricating capacitors having high specific capacitance for large and high dielectric strength.

It is further object of the present invention to provide a method for fabricating capacitors having high specific capacitance in a standard MOS process. Forming a precision capacitor over a first polysilicon level is particularly difficult, since the surface of the first polysilicon level will never be as smooth as that of a monocrystalline polished semiconductor surface, that is, the surface of even good polysilicon will normally have a certain amount of unevenness. This unevenness can significantly affect the thickness of an oxide which is formed over the polysilicon. It not only leads to uncertainty in the average specific capacitance, but also can cause formation of areas where an oxide grown over polysilicon is locally thin.

Thus it is a further object of the present invention to provide a method for reliable fabrication of uniform dielectrics over a polysilicon level. The roughness of the polysilicon surface means that pinholing through a dielectric grown over first polysilicon can occur. This problem becomes particularly serious if the dielectric is a thin one, as is required for high specific capacitance. This is a major concern in floating gate memories, since the large total area devoted to capacitors means that even a small density of capacitor pinholes can cause drastic yield degradation.

Thus it is a further object of the present invention to provide a thin polysilicon-to-polysilicon dielectric having a very low density of pinholes.

In double polysilicon processes, a regrown gate oxide is normally used to form transistors having second polysilicon gates. That is, after the first polysilicon level has been completely formed, the areas where transistors in second polysilicon are to be formed are cleared down



to silicon, and the gate oxides for second polysilicon transistors are grown from scratch. However, the oxidizing conditions which permit growth of the second gate oxide also promote growth of oxide over the first polysilicon level. Moreover, oxide normally grows faster on doped polysilicon than to crystalline silicon under the same conditions, so that a thicker oxide will be formed over the first polysilicon level. Where the oxide has already been formed over the first polysilicon level before growth of the second gate oxide, as is typical, the oxide thickness over the first polysilicon will be increased by the oxidizing conditions.

The second gate oxide will of course normally be grown to a precisely controlled thickness, but the simultaneous thickness increase of the oxide over the first polysilicon may be poorly controlled. The chief reason for this is because of doping uncertainty. The oxidizing rate is a function of the polysilicon doping level, and the doping level itself cannot be precisely controlled in highly conductive  $\text{POCl}_3$ -doped polysilicon. Even if the polysilicon doping is performed by ion implantation, the average doping level in polysilicon will still be sensitive to the thickness of the polysilicon level deposited, which is also normally not a parameter which can be precisely controlled.

Thus it is an object of the present invention to provide a method for growth of a second gate oxide without any uncontrolled change in the thickness of an existing oxide over a first polysilicon level.

Thus it is an object of the present invention to provide a method for growth of a second gate oxide without simultaneously growing a thick oxide over first polysilicon.

It is further object of the present invention to provide a method for growing a second gate oxide without increasing the thickness of a dielectric over a first polysilicon level.

In the present invention a composite oxide/nitride or oxide/nitride/oxide dielectric is used over the first polysilicon level instead of the thermal oxide taught by the prior art. This means that very thin dielectrics can be used over first polysilicon which have very high dielectric integrity (low level of pinholes) and very high dielectric strength (breakdown voltage). Moreover, the dielectrics formed by the present invention are virtually unaffected by the normal second gate oxide growth cycle, so that the problem of uncontrolled thickness increase vanishes.

The problems described above are exacerbated in high voltage circuits, and particularly in floating gate memory circuits. Since the second oxide thickness must be extremely high in these circuits anyway to prevent gate/drain breakdown and excessive injection of hot carriers into the second gate oxide, the problem of thickening of the oxide over the first polysilicon during the growth of the second polysilicon is exacerbated. That is, a typical thickness for the second gate oxide in a high voltage (21 volt) EEPROM process would be 600 angstroms, and while 600 angstroms of oxide are grown on silicon typically 1000 angstroms will be grown on doped polysilicon, or the thickness of an existing oxide layer on poly would be increased.

The present invention fabricates improved floating gate memory cells using high voltage poly to polysilicon capacitors with a much higher capacitance/unit area, e.g.  $0.8 \text{ pG/mil}^2$ . The technique utilizes a composite oxide/nitride/oxide dielectric whose thickness is controlled independently of the regrown gate oxide,

without the requirement of an extra mask. The composite dielectric has very good integrity; typical breakdown for a 350 Å composite layer is 24–30 V. Leakage measurements indicate characteristics similar to polysilicon capacitors with an 800 Å thermally grown oxide. In some of the test experiments the oxide and nitride layers were formed by LPCVD. These have exhibited high uniformity, better than 0.005% mil or 3% across a 3" slice. A further advantage of using an LPCVD dielectric is that first polysilicon can be doped to about 15 ohms per square since it is no longer necessary to thermally grow a uniform oxide. This gives the designer the flexibility of using both heavily doped 1st polysilicon and silicided 2nd polysilicon for interconnect.

It is a further object of the present invention to provide a method for fabricating high voltage MOS integrated circuits, in which the thickness of the dielectric between the first and second polysilicon levels can be selected to be equal to or less than the thickness of the second gate oxide.

A method for making a floating gate memory, comprising the steps of:

- providing a semiconductor substrate;
- forming a first gate insulator layer on said substrate;
- forming a first insulated conductor layer over said substrate, said conductor layer being polycrystalline and comprising silicon;
- forming a layer of silicon dioxide over said first conductive layer;
- forming a layer of silicon nitride over said first conductive layer;
- patterning said first insulated conductor layer, to define a plurality of desired floating gate;
- providing an oxidizing atmosphere to form gate insulators in selected locations;
- forming a second conductive layer in predetermined locations, said second conductive layer comprising control gate portions over said floating gates in said first conductive layer; and
- implanting a plurality of source and drain regions on opposite sides of the respective ones of said floating gates;
- whereby a floating gate memory cell having very high specific capacitance between said respective floating gates and said respective control gates is formed.

#### BRIEF DESCRIPTION OF THE DRAWING

The present invention will be described with reference to the accompanying drawings, wherein:

FIGS. 1–5, 6a, 6b, 7 and [8] 8a–8c show a process sequence for fabricating an EPROM cell according to the present invention. The various steps in fabrication of a transistor in the peripheral circuits are shown in the left of each drawing, and the corresponding steps in fabricating the storage elements in the array are shown in the right half of each drawing.

#### DESCRIPTION OF THE PREFERRED EMBODIMENTS

FIGS. 1–8 show the present invention applied in a high voltage floating gate (EPROM) process. The processing used in fabricating an EPROM cell according to the present invention will first be described generally, and then in greater detail.



The key process steps which permit realization of the thin dielectric according to the present invention are as follows:

After the first gate oxide has been grown, the first level of polysilicon is deposited and doped with  $\text{POCl}_3$ .

A thin layer of low pressure CVD silicon dioxide is now deposited (or alternatively thermally grown) to a thickness of 200 angstroms. Next, about 200 angstroms of low pressure CVD silicon nitride is deposited.

The prior art has frequently used thermally grown oxides over first polysilicon levels. However, the difficulty in this case is that, if a good thermal oxide is to be grown over a first polysilicon level, the first polysilicon level must have a relatively low doping. That is, the conductivity of the first polysilicon level in this case cannot be made much less than about 100 ohms per square, which means that the first polysilicon level is useless for interconnects. However, if a deposited oxide is used over the first polysilicon level, the first polysilicon level can be highly doped. The chief question would appear to be whether the deposited oxide can be deposited with sufficient uniformity. This has been found to be the case.

Thus, it may be preferably to use a deposited rather than a grown first oxide layer for the polysilicon-to-polysilicon dielectric, but in either case the present invention can be used.

In one embodiment of the present invention, deposition of the oxide and nitride layers is accomplished by a single-reactor multi-dielectric deposition process. The preferred embodiment of this process will now be described in detail.

Preferably a tube reactor is used to deposit low pressure CVD films of nitride and oxide, and optionally also to deposit polysilicon and to perform oxidation. The key feature is that the reactor is kept at the same temperature during all of the various deposition phases applied. This is critical. The available precision of furnace control will naturally impose limits on the exact constancy of temperature which can be achieved, but it is preferable that the amount of thermal cycling of the deposition furnace be kept to an absolute minimum. Thermal cycling will tend to release particulates, which is a crucial hazard in any chemical deposition process. In particular, the release of particulates is a particular hazard where nitride is being deposited.

All depositions are LPCVD processes. The preferred oxide deposition is not a standard process, since the process parameters have been adjusted so that the oxide deposition can be performed at the same temperature (800° C. in this embodiment) as the other deposition and oxidizing steps. For oxide deposition, the flow rate used in the presently preferred embodiment is 30 sccm of dichlorosilane and 150 sccm of nitrous oxide, at a total pressure of 500 millitorr. The total pressure can be regulated, for example, by a pump purge of pure nitrogen, which is throttled to keep the tube pressure up to the desired level.

The preferred nitride deposition parameters use the standard. Thermco process. That is, 30 sccm of dichlorosilane and 90 sccm of ammonia are flowed at a total pressure of 130 millitorr. Again, the temperature is 800° C.

To perform oxidation, a pure oxygen atmosphere is used, again at the same temperature as the other processing steps in the same reactor (800° C.). At present, due to pump constraints, it is preferred that the oxygen

pressure to be kept below 150 torr, but this is not strictly necessary limitation.

Polysilicon can also be grown in the same reactor, without removing the slice from the reactor. The preferred process parameters for polysilicon deposition are 30 sccm of dichlorosilane at a total pressure of 170 millitorr net 800° C. (In the present mode of operation, a nitrogen purge is varied to adjust the pressure as desired).

Thus, any of these four process steps can be applied in any sequential combination, without removing the slice from the reactor. This provides major advantages in VLSI processing, of several kinds. First, in any deposition reactor, every load operation imposes a risk of particulates being dislodged from the carrier or furnace lock. Secondly, everytime a slice is exposed to the air, even in a clean room, a substantial risk of particulate matter suffering electrostatic binding to the slice, and particularly to insulating areas on the slice, is incurred. Third, handling damage risks are of course reduced when no handling is used between furnace steps.

As is well known in the art of furnace deposition, it is normally necessary to clean deposited matter off the furnace walls periodically, e.g. by wet etching.

The furnace used is preferably a hot wall furnace, i.e. a tube which is heated by resistance heaters outside of the tube. However, a susceptor-heated furnace or other furnace could alternatively be used. Thus, the present invention can be practiced (although this is not the most preferred embodiment) by, after the first polysilicon level is in place and patterned, applying an oxide layer, applying a nitride layer, applying an oxidizing ambient to partially reoxidize the nitride layer, and then applying a second polysilicon layer. All of these steps could be performed sequentially without removing the slice from the reactor or maneuvering it at all. It is only after the second polysilicon layer has been deposited that the slice must be removed for doping and etching of the second poly layer.

In an alternative embodiment of the invention, a three layer dielectric stack is applied prior to the reoxidation step. That is, an oxide layer is deposited (or grown), a nitride layer is deposited on the oxide layer, and then another oxide layer is deposited on the nitride layer, prior to the oxidizing step which forms the second gate oxide. Slight additional oxidation of the nitride may take place during the gate oxide regrowth step, but this depends on the thickness of the top oxide. In one embodiment of the invention, a 100 angstrom layer of oxide is deposited, followed by 200 angstrom layer of nitride, followed by 100 angstrom layer of oxide. In this case, significant oxidation of the nitride will typically take place when the second gate oxide is grown (e.g. 10 angstroms of the nitride may be oxidized). This embodiment provides even further resistance to dielectric thickness increase and even better integrity, but at the cost of a somewhat greater process complexity.

The first level of polysilicon and the overlying dielectric are now patterned, to define the floating gates. (The gate oxides for peripheral transistors (second polysilicon gates) will be formed later). The first gate oxide under the first polysilicon level is also etched at this time together with the first polysilicon. Alternatively, the first gate oxide can be stripped following the first polysilicon level etch in HF.

The second gate oxide [20] is then grown to a thickness of e.g., 600 angstroms, which at the same time partially oxidizes the 200 angstrom silicon nitride layer.



However, the nitride oxidation is a self-limiting process, and only about 10 angstroms of oxide forms on top of the nitride layer [18]. This tends to plug up any pinholes in the thin nitride layer.

The layer of oxide is not only quite thin, but is also not truly separated from the nitride layer. That is, a region of graded oxide/nitride composition will exist instead of a sharp boundary, and for this reason the oxide layer is not shown separately in FIGS. 6a, 6b, 7 and 8. That is, it is more correct to refer to a composite layer than to separate layers.

This is a major source of the advantages of the present invention, in that, not only are the nitride pinholes out of alignment with the underlying oxide pinholes, but also the nitride pinholes themselves tend to be plugged by the reoxidation step.

After performing any transistor threshold adjustments, the second level polysilicon is deposited, doped (e.g. with phosphorous oxychloride) and patterned and etched in the peripheral circuits. A separate patterning step is used for the control gates. Any exposed nitride is also etched at this step.

The source/drain implants are then performed, and the refill oxide is grown.

Because silicon nitride has a higher dielectric constant than silicon dioxide (approximately 7 vs. 4), a layer of silicon nitride is electrically equivalent to a thinner layer of silicon dioxide. For example, in the presently preferred embodiment, a 200 angstrom layer of silicon nitride has the same approximate electrical thickness as 120 angstroms of silicon dioxide, so that the total equivalent thickness of the dielectric layer formed is equivalent to about 350 angstroms of silicon dioxide. This permits the formation of polysilicon capacitors with a specific capacitance in the neighborhood of 0.8 picofarads per square mil.

It should be noted that the uniformity of specific capacitance across the wafer is strongly dependent on the uniformity of the silicon nitride layer. However, low pressure chemical vapor deposition has been found to give excellent uniformity for nitride layers as thin as 100 angstroms.

Although formation of capacitors between two polysilicon levels has been primarily referred to, this is not strictly necessary. For example, the dielectric according to the present invention can easily be formed between a first polysilicon floating gate layer and a polycide (i.e. polysilicon/silicide composite), pure silicide, or metal top layer.

Moreover, it is also possible to form a thin uniform capacitor dielectric according to the present invention over a polycide or pure silicide first layer, although this is not the preferred embodiment of the invention. In this case, the oxide and nitride dielectric layers would both preferably be deposited. With silicide or polycide, as with polysilicon, the surface of the silicide layer will normally be uneven. Thus, the same difficulties caused by physical excursion exists with silicide or polycide as exists with polysilicon. Moreover, in silicide and polycide as in polysilicon, a significant fraction of dopant impurities will normally be included in the material, and these impurities which are uncontrolled with also affect the oxidation rate of the first plate material in an uncontrolled manner. Most silicides are susceptible to partial oxidation (nuisance oxidation) during the oxidizing condition which are used to form the second gate oxide, and therefore the present invention is useful to avoid

growth of an uncontrolled thickness of silicon and metal oxides over a silicide bottom layer.

The process flow of the presently preferred embodiment will now be described in somewhat greater detail. This process flow fabricates an EPROM design for 21 volt operation. However, this device scales to other voltages, as will be discussed below. Moreover, the present invention is also directly applicable to EEPROM fabrication, as will be discussed below.

On a silicon substrate 10, 350 angstroms of an initial oxide 15 and 1000 angstroms of an initial nitride 16 are formed. A first resist level 12 is then patterned to define most areas 14, in which active devices are to be formed. The initial nitride layer 16 is then etched to remove the nitride from the [most regions 14.] *regions not covered by first resist level 12.* At this point a channel stop implant is also performed, e.g.  $1.7 \times 10^{13}$  per square centimeter of boron at an energy of 100 keV. This concentration of boron will form the channel stops 18. This results in the structure shown in FIG. 1.

Next, the resist level 12 is stripped. The channel stop implant 18 is in yield, the field oxidation is performed to provide a field oxide 20 which is approximately 1.3 microns thick. This produces the device structure shown in FIG. 2.

The initial nitride 16 and the initial oxide 15 are then stripped. Preferably a dummy gate oxide is grown at this point in the most regions to a thickness of approximately that of the gas oxide which will follow, or 600 angstroms in this embodiment. This dummy gate oxide is sacrificial, and is immediately stripped. The gate oxide 22 is then grown, e.g. to a thickness of 600 angstroms. The threshold voltage implants are then performed. Note that threshold voltages for three kinds of transistors must be defined. In the presently preferred embodiment, boron is first implanted, as a dose, of, e.g.,  $2.5 \times 10^{11}$  per centimeter squared at 35 keV, to define the threshold for the floating gate transistors and for the "natural" (enhancement-mode) devices. This is a blanket implant which is applied overall. Next, a resist layer 24 is patterned, and a phosphorus implant is used to define threshold voltages of the P depletion transistors, e.g. at a dose of  $1.15 \times 10^{12}$  per square centimeter and an energy of 150 keV. This step is shown in FIG. 3.

The resist layer 24 is then stripped, and the first polysilicon layer 26 (referred to as "polysilicon 1") is deposited and POCl<sub>3</sub> doped. The inner level oxide 28 and the interlevel nitride 30 are then formed or deposited, as extensively described above. A resist level 32 is then patterned to define the desired configuration of the polysilicon 1 level, and the nitride 30, the oxide 28, and the polysilicon 26 are anisotropically etched in accordance with the resist level 32. This results in the structure shown in FIG. 4. The resist level 32 is then stripped, and a further resist level 34 is then applied to pattern a further implant to set the voltages of enhancement transistors. For example, a boron B implant of  $3 \times 10^{11}$  at 35 keV is preferably used. This results in the structure shown in FIG. 5. This resist level is then stripped. The first gate oxide 22 is then stripped away wherever it is exposed, and a second gate oxide 36 is then grown. As noted above, this same second gate oxidation step will also grow a small amount of oxide in the top portion of the inner level nitride layer 30. A second polysilicon level 38 is then deposited and doped, and a layer 40 of molybdenum silicide is also deposited overall. A mask layer 42 is now used to pattern the silicided second polysilicon level 38, 40 in the periph-



ery. However, it should be noted that the second polycide 38, 40 is not patterned at this time in the array. The second polycide layer 38, 40 is then etched, resulting in a structure as shown in FIG. 6a.

The resist level 42 is now stripped, and the silicided second polysilicon level 38,40 is patterned in the array. Anisotropic etches are now performed, according to a further resist layer 44, to cut through the silicide layer and second polysilicon layers 40,38, the interlevel oxynitride stack 28,30, and the first polysilicon level 26. That is, a stack etch is preferably used, to produce a structure as shown in FIG. 6b.

The resist level 44 is then stripped, as is any remaining portion of the second gate oxide 36, 7 [and arsenic] as shown in FIG. 7. Arsenic is then implanted, preferably at a dose of  $1 \times 10^{16}$  per centimeter squared at 50 keV, to form source/drain regions 46. This process step is shown in FIG. [7] 8.

An implant anneal step is then performed, and a refill oxide 48 is then grown. Preferably this is a thermal oxide, since its purpose is to provide very good isolation of the floating gate portions of the first polysilicon 26. In particular, this refill oxide layer 48 serves to isolate the impurities used to obtain a low reflow temperature in a multilevel oxide 50 from the floating gates. A multilevel oxide is then applied, which results in the structure as shown in FIG. 8. Processing continues with contact etching and metallization steps, to interconnect the devices thus formed to form a functional complete integrated circuit chip, but these steps are entirely conventional and well known to those skilled in the art.

The present invention has been described with reference to a 600 angstrom gate oxide process for a 21 volt operating voltage, but this thickness is readily scalable. For example, the thicknesses of the first and second gate oxides can both be scaled down to 400 angstroms with interlevel dielectric thicknesses as given to produce a 15 volt part. Scaling to other voltages is straightforward.

The present invention is also applicable to EEPROM parts. In EEPROMS, a separate very thin tunnel oxide is typically separately patterned underneath the first polysilicon level. For example, in a 21 volt part with 600 angstrom gate oxides, a 150 angstrom tunnel oxide can be used underneath the first polysilicon floating gate portions, to provide an area where tunneling is easy.

As will also be obvious to those skilled in the art, the present invention can be applied in a wide variety of other floating gate process, wherever close capacitive coupling of an amorphous silicon-containing floating gate to an overlying control gate is desired.

The present invention advantageously provides a method for fabricating capacitors having high specific capacitance in a standard MOS process.

The present invention advantageously provides a thin polysilicon-to-polysilicon dielectric having a very low density of pinholes.

The present invention advantageously provides a method for growth of a second gate oxide without simultaneously growing a thick oxide over first polysilicon.

The present invention advantageously provides a method for growing a second gate oxide without increasing the thickness of a dielectric over a first polysilicon level.

The present invention advantageously provides a method for forming polysilicon-to-polysilicon capaci-

tors with highly uniform specific capacitance across the wafer.

The present invention advantageously provides a method for fabricating high voltage MOS integrated circuits, in which the thickness of the dielectric between the first and second polysilicon levels can be selected to be equal to or less than the thickness of the second gate oxide.

As will be obvious to those skilled in the art, the present invention provides a process innovation having very wide applicability, and can be practiced in the context of a very wide variety of integrated circuit processes, and with a very wide variety of modifications and variations. The scope of the claimed invention is therefore not limited except as specified in the accompanying claims.

What is claimed is:

1. A floating gate memory [cell] device comprising:

- (a) a silicon substrate;
- (b) a plurality of polysilicon insulated floating gates overlying a first gate insulating layer on said silicon substrate, said floating gates defining respective channel regions beneath said respective floating gates in the surface of said substrate;
- (c) at least one other transistor gate overlying a second gate insulating layer on said silicon substrate;
- [(c)] (d) a plurality of polysilicon control gates over respective ones of said floating gates;
- [(d)] (e) a composite dielectric comprising both silicon nitride and silicon dioxide disposed between said control gates and said respective floating gates;
- [(e)] (f) a plurality of source and drain regions respectively separated by respective ones of said channel regions; and
- [(f)] (g) means for applying a write voltage to a selected one of said control gates [ , ];
- [(g)] (h) said voltage being about 15 volts [when said dielectric is about 400 angstroms, said voltage varying therefrom proportionally with the thickness of said dielectric] when the thickness of said second gate insulating layer is about 400 angstroms, 21 volts when the thickness of said second gate insulating layer is about 600 angstroms, said voltage varying therefrom proportionally with the thickness of said second gate insulating layer.

2. The device of claim 1 further comprising means for applying a read voltage between a selected one of said sources and said respective corresponding drain.

3. A floating gate memory cell, comprising:

- (a) a silicon substrate;
- (b) a plurality of polysilicon insulated floating gates on said silicon substrate, said floating gates defining respective channel regions beneath said respective floating gates in the surface of said substrate;
- (c) a plurality of polysilicon control gates over respective ones of said floating gates;
- (d) a composite dielectric comprising both silicon nitride and silicon dioxide disposed between said control gates and said respective floating gates;
- (e) a plurality of source and drain regions respectively separated by respective ones of said channel regions; and
- (f) means for applying a write voltage to a selected one of said control gates,
- (g) said voltage being about 21 volts when said dielectric is about 600 angstroms, said voltage varying



11

therefrom proportionally with the thickness of said dielectric.]

[4. The device of claim 3 further comprising means for applying a read voltage between a selected one of said sources and said respective corresponding drain.]

5. The device of claim 1, wherein the thickness of said first insulating layer is about the thickness of said second insulating layer.

6. The device of claim 1, wherein said plurality of polysilicon insulated floating gates is formed from a first layer of polysilicon and said at least one other transistor gate and said polysilicon control gates are formed from a second layer of polysilicon.

7. A floating gate memory device, comprising:

(a) a silicon substrate;

(b) a plurality of polysilicon insulated floating gates overlying a first insulating layer on said silicon substrate, said floating gates defining respective channel regions beneath said respective floating gates in the surface of said substrate;

at least one other transistor gate overlying a second insulating layer on said silicon substrate,

12

(c) a plurality of polysilicon control gates over respective ones of said floating gates;

(d) a composite dielectric comprising both silicon nitride and silicon dioxide disposed between said control gates and said respective floating gates, said composite dielectric being thinner than said second insulating layer;

a plurality of source and drain regions respectively separated by respective ones of said channel regions;

and means for applying a write voltage to a selected one of said control gates and means for applying a voltage of a magnitude of about said write voltage to said at least one other transistor gate.

8. The device of claim 7, wherein the thickness of said first insulating layer is about the thickness of said second insulating layer.

9. The device of claim 7 further comprising means for applying a read voltage between a selected one of said sources and said respective corresponding drain.

10. The device of claim 7, wherein said plurality of polysilicon floating gates is formed from a first layer of polysilicon and said at least one other transistor gate and said polysilicon control gates are formed from a second layer of polysilicon.

\* \* \* \* \*

30

35

40

45

50

55

60

65