[54] DATA SHIFTING AND ROTATING APPARATUS

[75] Inventors: Sung M. Kang, Bridgewater, N.J.;

Robert H. Krambeck, Orfield, Pa.; Alfred Y. Kwan, Elmhurst, N.Y.

[73] Assignee: AT&T Bell Laboratories, Murray

Hill, N.J.

[21] Appl. No.: 397,342

[22] Filed: Aug. 22, 1989

Related U.S. Patent Documents

Reissue of:

[64] Patent No.: 4,396,994
Issued: Aug. 2, 1983
Appl. No.: 221,777
Filed: Dec. 31, 1980

U.S. Applications:

[63] Continuation of Ser. No. 761,401, Aug. 1, 1985, abandoned.

[51] Int. Cl. G06F 9/00 [52] U.S. Cl. 364/900; 364/947; 364/947.6 [58] Field of Search 364/200, 900

[56] References Cited

U.S. PATENT DOCUMENTS

3,274,556	9/1966	Paul et al 364/900	
3,311,896	3/1967	Delmege et al 364/900	
3,374,463	3/1968	Muir, III	
3,510,846	5/1970	Goldschmidt et al 364/900	
3,596.251	7/1971	Buchan et al 364/900	
3,659,274	4/1972	Kyser 364/900	
3,790,960	2/1974	Amdahl et al 364/900	
3,810,115	5/1974	Stafford 364/900	
3,811,110	5/1974	Inose et al	
3,818,203	6/1974	Perlowski et al 364/900	
3,914,744	10/1975	Brown 364/900	
3,961,750	6/1976	Dao 364/900	
4,051,358	9/1977	Schwartz 364/900	
4,122,534	10/1978	Cesaratto	
4,128,872	12/1978	Prioste	

OTHER PUBLICATIONS


Gold et al., "Shift Register System for Image Orientation", IBM Tech. Disclosure Bulletin, vol. 18, No. 8, Jan. 1976, pp. 2633-2639.


Primary Examiner—Gareth D. Shaw Assistant Examiner—John G. Mills Attorney, Agent, or Firm—David I. Caplan


[57] ABSTRACT


A circuit for rotating a multibit binary word in either the right or the left direction includes a scale factor decoder receiving a scale factor word which specifies the magnitude of the rotation and a direction control signal which specifies the direction of rotation and providing a shift control word which is the same as the scale factor word when a right rotation is specified but providing a shift control word which is the complement of the scale factor word when a left rotation is specified. The circuit also includes a plurality of input buffers receiving an input word and providing corresponding input data, and a one-bit rotator receiving the input data and the direction control signal and rotating the input data in the right direction by one position when a left rotation is specified or providing the input data without rotation when a right rotation is specified. In addition, the circuit includes a network receiving data from the one-bit rotator and the shaft control word and rotating the data from the one-bit rotator in only the right direction by a mangitude specified by the shift control word. Furthermore, the circuit includes a plurality of output buffers receiving the data from the network and providing an output word. A data shift/rotate circuit is designed to have the capability of either shifting or rotating data by a number of bit positions prescribed by an input word. The shifting vs. rotating is selected by a binary digital rotate control signal (ROT). The shifting or rotating can be either to the right or to the left, depending upon a binary digital direction control signal (L/R).

9 Claims, 7 Drawing Sheets











F/G. 3








FIG. 7

2	5		• [2	~	3	9	عوا	>	93	2	9	=	27	=	A.S.	AIS	Ale	AL	A18	A19	\$	124	122	123	A24	RS	A'.6	127	128	62 ¥	A 30	A31
	-	• •	<u> </u>	3	4	5	9		-	2	2	=	7	13	=	is:	97	=	=	5	2	2	2	3	Ž	Ş	3	8	2	2	×	~	2
8	4		<u> </u>	•	5	9	1	80	5	9	11	77	13	=	12	19		118	611	8	12	22	23	2	3	28	127	A28	8	A 36	A31	8	A
	T	Ì	- 7			-	\$	1	9	=	12	13	8	13	16		8	611	8	12	22	23	3	23	8	72	23	\$	2	131	8	=	K
8	•		<u>k</u>	<u>×</u>	~	*	3	2	× ===	12 A	X	=	15 A	16 A	17	18	61	2	21/	2	23/	12	3	927	12	82	8	R	131	3	7	2	A3
-	1	k 3	K .	2	<u>«</u>	<u> </u>	N O	-	12 A	13 A	X	15 A	16 A	17	N.	19 A	20	21 A	22	23/	24	23	8	27/	128/	87	8	131	3	=	3	13	*
100	•		E	₹.	~	<u>×</u>	Y	V 21	<u>X</u>	5	IS A	Y 91	17	8 1	<u>×</u>	2	21 A	<u> 22</u>	23 A	24	3	92	27	28	8	33	31	9		7	~	3	A5
	I —	T	5	3	<u>₹</u>	V	15 N	N N	¥.	SA	9	V	∞	¥ 6	2	21 K	2	23 A	¥ Z	2 ×	8	27 A	28	29 1	0%	31	0	-	2	2	4	1	y
187	3		7	<u>8</u>	<u> </u>	2 A1	¥ .	8	SAI	19 19	17 A.	8	V	₹ Q	2	2	23 K	2	SA	<u>7</u>	27 A	NZ VX	8	<u>₹</u>	31 A	∀ 0	V	2	W.	-	S	V 9	N
22	8	2 3	<u> </u>	1	2 A I	3 A	4	SA	9 VI	1	8 A.	16 1	V	1	2	15. 15.	2	S K	¥ 92	27 K	78 X	¥ 62	X	31 A	V	<u> </u>	2 A	3	4	S A	*	7	8
60	0	2 3	<u> </u>	2 A1	3 A.1	4 ×	5 A1	₩	Z	₩ ₩	1V 6	₹	1	2 12	3	3	3	₹	7 X	8 2	8	X	31 A	٧	*	X 2	×	<u> </u>	× 5	<u>ک</u>	N/ A	8	6 W
18			<u> </u>	3 A 1	4	5 A1	6 A1	7 A1	8 1	8 8	0 A1	1 42	2	N N	3	3	6 A2	7	¥ 8	₹	2	1 T	×	7	V	×	<u><</u>	*	¥	3	8	V 6	10
_	_		7	Y	SAI	6 A1	X	8 A1	N O	N O	1 12	2 1/2	3 12	3	2 8	9	7 12	8 A2	₹	₩.	II.	<u> </u>	*	N .	× 1	×	3	×	7	«) A8	10 A	11
51812	1		E .	Z V	5 A.1	1 V	AL	9 A1	OAI	1	2 1/2	3 1/2	24	2 8	24 9	7 12	8 12	8	0 1/2	₹	~	2	V	. Y	₩.	*	*	2	X	2	10 A9	11 A	12 A
18				A	/ A.	X	<u> </u>	N C	₹.	2 42	3 42	4	SAZ	2	7 22	8 12	9 12	0 42	1 A3	~	8	2	×	X	*	W	*	₩	₹	₩ 0	11	12 A I	13 A12
181	A		2	/ Alf	<u>×</u>	Y	Y	\$	2	2	1 1/2	×	2	2	8	9 42	270	1 13	¥	8	Z	2	A3	*	A S	36	3	V	6 V 0	<u> </u>	2 A	[3 A]	4 A13
619	1		2	I A I	¥	N N	2	2	2	2	, VZ	×2	7	8 175	2	2	T V	A3	\$	¥	2	A3	₹	A 5	₩	N	2	0 49	1 41	2 M	3 41	4 Y	SAIR
B16	1		=	A 18	A19	2	2	150	3	3	17.	A2A	2	2	3	×	A3	\$	~	2	8	2	A5	₩	A)	A8	8	1 1	2 A1	3 A1	4 1	5 A I	6 A15
B 1/				A 19	Ş	2	<u> </u>	1	1 2	A 25	/ A26	1 N27	2	Ş	A X	A3	\$	A.	7	A3	2	AS	V	8	A8	O 49	1	2 A1	3 41	1	SAI	6 A1	7 A16
818	100		2	V 20	12	K2 3	N	\$	S	¥26	A27	83	<u>×</u>	×	*	8	V	2	8	₹	\$	2	1	\$) A9	IAI	Z V	SAI	I VI	S A I	6 A1	1 41	8 A17
																																	A18
820	\$	750	7	122	A23	A24	A25	A26	127	A28	A29	A30	A31	\$	¥	2	A3	\$	AS	\$	7	2	49	A 10	AII	A12	A13	AIA	A15	V 16	A17	A18	A19
871	12	17	77	A23	A24	A25	A26	127	A28	k 29	A30	A31	8	11	77	2	*	AS	¥ 9	2	8	\$	AIO	411	A12	A13	A14	A15	A16	VIV	A18	A 19	A20
822	_	77.	22	124	125	A26	K27	K28	K 39	A30	A31	W	¥	2	₩	æ	¥2	\$	17	A8	49	V 10	A11	A12	A13	A14	415	A16	A17	A18	A 19	V 20	121
B23	ACA	2 6	7	A25	A26	127	23	A29	A30	A31	AO	43	2	A3	\$	AS	M 6	N)	A.8	49	A10	A11	A12	A13	A14	A15	V 16	A17	A18	A19	Ş	M21	K22
82u	424	2 2	2	A26	127	A28	A29	A 30	A31	Ş	Al	K 2	A3	3	AS	\$	2	A8	64	01 v	117	A12	A13	A.A.	A15	VI	417	A18	A19	V 50	121	122	<u>83</u>
825	A2CA	2 5	2	127	A28	62	A 30	A31	8	7	K2	A3	2	A5	¥ 6	8	A.8	49	A10	411	412	413	Y	415	A16	A17	A18	A 19	8	1 21	K22	X3	K2
826 826	A7K		<u> </u>	828	\$	8	A31	8	17	2	A3	\$	A 5	J	17	\$	49	A10	All	A12	E 17	AI4	SIV	A16	A17	A18	A19	V50	2	K22	A23	Ş	\$3
827	127	200	2	\$	S.	A31	\$	A.	Ø	A.S.	£	VS.	35	X	2	52	410	A11	A12	A13	A14	ALS	416	417	A18	A19	A20	124	727	123	A24	\$	426
BZR	828	5	2	AX SX	A31	8	7	2	2	3	35	\$	2	3	\$	AIO	3	A12	A13	A14	AIS	A16	A17	AIB	A19	82	121	KZZ	A23	A24	\$3	4 26	8
628	200		3	A31	\$	2	3	S	3	45	8 6	N	2	8	A10	A11	A12	A13	A14	A15	A16	A17	A18	A19	8	124	122	123	\$	Ş	4 26	22	428
130	25		7	9	7	2	2	3	3	9	2	2	2	A 10	1	27	A13	Ala	A15	A16	417	A18	A19	8	124	A22	A23	A24	K 25	A26	127	A28	₹ 3
131	13.1	5	2	7	2	2	2	3	ي	2	3	S	9		VI2	5	2	415	A16	417	A18	A19	8	2	22	123	1 24	83	8	127	A28	K 29	A 30
101	-	• •		-		-	, ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	-	-	-		-	-	-	-	-	-	-		-	-	-	-	-	-		-	-	-	-	-		-
/R/	0) E	•	0	0	0	0	0	0	0	0	O	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ड	0)				0		0	-	0	-	0		0	<u> </u>	0	-	0		0	_	0	-	0	-	0	~	0		0	-	0	
13	•		>			0	0			0	0		-	0	0	p===4	-	0	0	-	-	0	0	-		0	0	-		0	0	-	긕
3 52	•		<u> </u>		0		,mag	_		0	0	0	0	-	-			<u> </u>	0	<u> </u>	0	_	_	=	_	9	0	<u>의</u>	<u>o [</u>		-	_	귀
SAS	1		> ·	<u> </u>	0	0	0 0	0	0	0	0	0	0		<u> </u>	7	0	0	_	7	_	-	_	-		_					_		
	_		1	<u>,</u>															· ·	<u>·</u>							··						

F/G.8

10	22:		Ç i	و و	2	9	2	9	=	2	1	=	15	16		: =	2	: 8	ة از	S E	2 3	8	8	3	2	2	8	2	E	٦
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	3 2 2	; <u>5</u>	و پ	<u> </u>	5	2	9	E	2	2		2	9	7		9	5	316			X :	8	27.A	82	8	R	31.4	0	4	
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	~ = =		> 1	99	6	9	=	77	13	=	15	16 A	12	8	9			2			2 X	N /2	2	× ×	8	N IS	<	~	₹ ~	-
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	9 5 4	- -			0	=	12 A	N N	101	15 A	9	4.	₩	₹ 5	_		2			9 4	<u> </u>	X	3	8	1 ×	-	7	×	2	1
1 A33 A39 A29 A29 A29 A29 A29 A29 A29 A29 A29 A2	2 2 2	1	2 4			12 A	13 N	=	S	V	N N	₩ 8	4	15		2 8	1	1 3	2 2	7	5 5	9 12	2	2	3	3	2	W	8	=
1 A33 AND ACD ACD ACD ACD ACD ACD ACD ACD ACD AC	2 5 5	-		* •	12 N	N N	4	S	¥ 9	Z	<u>S</u>	N 6	¥ 0	1	2	3.00	3	5 5	2 5	2 5	2 3	240	<u>S</u>	3	8	=	24	A3	₹	3
1 A39 A29 A29 A29 A29 A29 A29 A21 A21 A21 A21 A19 A19 A19 A19 A19 A19 A19 A19 A19 A1	2 3 3	2	× 0	Z 2	V	4	<u>S</u>	<u>¥</u>	7	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	-	2	3	24.2	13	2	-	2	2 2	3 5	2 2	I A 3	X.	8	2	2	A3	2	¥.	3
1 A31 A80 A89 B89 B89 B89 B89 B89 B89 B89 B89 B89 B	< < <	\$		2 3	2	N S	¥ .	Z	1×	1	1	5	8	3	3	2	2		2	2 6	3 5	والبابا							8	8
1 A33 AND	A 84	: ₹		7	2	V	Y	Z	Z	Y	2	2	1	3	3	8	1	3	3 5	2 4	E 5	8	3	2	5	£	¥	9	3	2
1 A33 A39 A29 A29 A29 A23 A22 A21 A29 A19 B18	2 2 8	₹		Z	2	¥	Z	¥	<u> </u>	₹2	12	1 22	2	2	Ş	₹2	100	2	2 2	2	2 2	14	2	2	\$	Ş	\$	NJ	2	2
1 A35 A89	<u> </u>	: i ≪								-	-	A23	124	\$	3	127	128	1	5	2 2	3 8	8	A3	\$	AS	\$	/ V	8	49	2
1 A39 A29	<u> </u>	ĬŽ.	71.V	V 10	2	418	A19	\$	12	K22	A23	2	\$	28	3	828	3	N N		2 8	2 =	A3	4	\$	3	3	A.R	A9	A10	2
1 A39 A29 A29 A29 A29 A29 A29 A29 A29 A29 A2	A A C	=	7 A	2	A	A 19	83	12	V22	8	2	A2S	A26	127	A78	\$	A 50	2 2	5	2 2	2 2	*	A5	8	11	\$	A9	A10	A	==
1 A29	A A	₹ ₹	AIA	Ala	A 39	2	A21	23	A23	A24	23	₹	8	2	2	2	A31	8	: =	2 2	2 2	₹	A6	2	A8	A9	A10	411		
1 1 1 A29	A16	A IS	417	A19	83	121	422	123	A24	A25	A26	127	828	83	5	A31	2	=	3		र्घ इ	9	17	2	63	410	111	112	M	~
1 A33 A70 A29 A28 A27 A26 A27 A29 A23 A22 A21 A20 A39 A38 A3 A3 A38 A35 A34 A33 A32 A23 A28 A27 A26 A27 A28 A28 A27 A28					1					. 🚗 '	_		•		Т	- T	T		—									113		
1 A33 A79 A29 A29 A27 A26 A25 A24 A23 A27 A21 A20 A19 A18 A17 A16 A15 A16 A15 A17 A18 A27 A28 A27 A28 A27	2 2 3	N. 8	2 5	2 5	22	2	5	8	426	(2)	128	83	8	150	9		2	2		2 2	2 2	9	9	101	111	112/	113/1	1	115	15
1 1 1 A29	5 5 3	5	3 8	≥ 5	23	12	3	8	1/2	28/	182	130	31	9		2	~	-			90 2	6	10 /	11	12 4	13 A	10	15 4	16 A	16 8
1 A39 A29 A28 A25 A26 A25 A24 A23 A22 A21 A20 A39 A18 A17 1 A31 A30 A29 A28 A25 A25 A27 A20 A21 A20 A31 A18 A17 1 1 A29 A28 A27 A26 A25 A28 A23 A22 A21 A20 A19 A18 1 1 A29 A28 A27 A26 A25 A27 A21 A20 A19 A18 A17 1 1 A29 A26 A25 A28 A23 A22 A21 A20 A19 A18 1 1 A29 A26 A25 A28 A23 A22 A21 A20 A19 A18 1 1 A29 A26 A25 A28 A27 A21 A20 A19 A18 A17 1 1 A29 A26 A25 A29 A21 A20 A19 A18 A17 A16 A15 A19 1 1 A29 A26 A25 A21 A20 A19 A18 A17 A16 A15 A19 1 1 A29 A25 A27 A21 A20 A19 A18 A17 A16 A15 A19 1 1 A27 A28 A27 A21 A20 A19 A18 A17 A16 A15 A19 1 1 A27 A27 A21 A20 A19 A18 A17 A16 A15 A19 A19 A19 1 1 A27 A27 A21 A20 A19 A18 A17 A16 A15 A11 A10 A9 A8 1 1 A27 A27 A29 A29 A31 A11 A10 A9 A8 A7 1 1 A27 A27 A29 A39 A17 A16 A15 A11 A10 A9 A8 1 1 A21 A20 A19 A18 A17 A16 A15 A11 A10 A9 A8 A7 1 1 A31 A15 A19 A18 A17 A11 A10 A9 A8 A7 A6 A5 A9 1 1 A19 1 1 A19 1 1 A19 1 1 A19 1 1 A19 1 1 A19 1 1 A19 1 1 A19 A1	2 5 5	2	7	3 2	- T	125/1	92	27 (182	62	000	311	0	-	2	-	-	~		-	Ø 8	9	11	12 A	13 A	V	15 A	16 A	17 A	17 8
1 A39 A29 A28 A28 A25 A24 A23 A22 A21 A20 A19 A19 A19 A19 A29 A28 A27 A26 A27 A24 A23 A22 A21 A20 A19 A18 A19 A19 A29 A28 A27 A26 A27 A27 A27 A21 A20 A19 A18 A17 A16 A19	2 2 5			2	52	192	27/	28 /	62	30	31	0	-	2		-	2	9			V 5	=	12 A	13 A	V	15.	16 A	17 A	18 A	18 8
1 A30 A29 A28 A27 A26 A25 A24 A23 A22 A21 A20 1 1 A30 A29 A28 A27 A26 A25 A24 A23 A22 A21 A20 1 1 A30 A29 A28 A27 A26 A25 A24 A23 A22 A21 A20 1 1 A29 A28 A27 A26 A25 A24 A23 A22 A21 A20 1 1 A29 A28 A27 A26 A25 A24 A23 A22 A21 A20 1 1 A29 A28 A27 A26 A25 A24 A23 A22 A21 A20 1 1 A28 A27 A26 A25 A24 A23 A22 A21 A20 1 1 A26 A25 A24 A23 A22 A21 A20 A19 A18 A17 A16 A15 A19 1 1 A26 A25 A24 A23 A22 A21 A20 A19 A18 A17 A16 A15 A19 1 1 A28 A27 A21 A20 A19 A18 A17 A16 A15 A19 A11 1 A28 A27 A21 A20 A19 A18 A17 A16 A15 A19 A13 A12 1 1 A28 A27 A21 A20 A19 A18 A17 A16 A15 A19 A11 1 A21 A20 A19 A18 A17 A16 A15 A19 A13 A12 A11 A10 A9 1 1 A21 A20 A19 A18 A17 A16 A13 A12 A11 A10 A9 1 1 A19 A19 A19 A17 A16 A15 A19 A13 A12 A11 A10 A9 1 1 A19 A18 A17 A16 A15 A19 A13 A12 A11 A10 A9 1 1 A19 A19 A13 A12 A11 A10 A9 A8 A7 A6 A5 A9 1 1 A19 A18 A17 A16 A15 A11 A10 A9 A8 A7 A6 A5 A9 1 1 A19 A18 A17 A16 A17 A19											0	1	2	×	5	× ×	¥	~	•		7 O	X 21	13 A	14 A	15 A	16 A	17 A	18 A	19 A	9 61
1 A31 A30 A29 A28 A27 A26 A29 A23 A22 A21 A20 1 1 A31 A30 A29 A28 A27 A26 A29 A23 A22 A21 A20 A19 1 1 A30 A29 A28 A27 A26 A29 A29 A23 A22 A21 A20 A19 A18 1 1 A29 A28 A27 A26 A29 A29 A23 A22 A21 A20 A19 A18 A17 A16 1 1 A29 A28 A27 A28 A27 A21 A20 A19 A18 A17 A16 A18 A17 A16 A19 1 1 A25 A29	2 2 2	137	7	6 X	2	28 8	8	5	31 A	0	A	7	~	<u> </u>	-	×	-	<u> </u>		· C	V V	<u>×</u>	¥.	S A	¥ 91	7 A	8 A	9 A	¥ 0.	8 O.
1 A31 A30 A29 A28 B25 B29 B23 B22	× × × × × × × × × × × × × × × × × × ×	T T	¥ \	<u> </u>	æ :	₩ 62	¥0 A	V 15	V	₹	¥	3	X	3	=	*	3	15	V	«	2 A	₹	SAI	6 A I	7 A1	8 A.1	9 1	0 V	1 42	1 82
1 A31 A30 A29 A28 A27 A26 A25 A24 A23 A31 A30 A29 A28 A27 A26 A25 A24 A23 A22 A31 A31 A30 A28 A27 A26 A25 A24 A23 A22 A31 A32 A31 A32 A32 A33 A32 A31 A32 A33	₽ ₽ P	1	. 19	Z	₹ .	V 0 V	81 A	¥	*	٧	W.	₩.	~	₹ 8	*	3	3	S	-	2 ×	Z Z	<u>×</u>	6 A1	7 A3	8 A 1	9 A1	O	1 42	2 12	
1 A33 B30 B29 B27 B26 B25 B24 1 A33 A29 A28 A27 A26 A25 A24 1 A39 A29 A28 A27 A26 A23 A23 1 A29 A29 A26 A27 A26 A23 A22 1 A29 A28 A27 A26 A23 A22 A21 1 A29 A28 A27 A26 A23 A22 A21 1 A29 A26 A25 A24 A23 A22 A21 1 A26 A26 A25 A24 A23 A22 A21 1 A26 A26 A27 A20 A19 A18 1 A26 A27 A27 A20 A19 A18 1 A27 A27 A20 A19 A18 A17 1 A28 A27 A20 A19 A18 A17 1 A29 A21 A20 A19 A18 A17 1 A29 A21 A20 A19 A18 A17 1 A21 A20 A19 A18 A17 A16 1 A21 A20 A19 A18 A17 A16 1 A19 A18 A17 A16 A15 A19 1 A19 A18 A17 A16 A13 A12 1 A19 A18 A17 A16 A18 1 A19 A18 A17 A16 A18 1 A19 A18 A17 A19 A19 1 A19 A18 A17 A19 1 A19 A19 A19 1 A19 A19 A19 1 A19 A19 A19 1 A19 A19 A19 1 A19 A19 1 A19 A19 A19 1 A19	2 X 2	9	7	2 2										_		_	,——		انتخارا						السنساط	DAI	1 42	2 42	3 12	
1	2 2 <u>2</u> 2 2	 √	A A	× ×				_																		₹	A2	×2.	1 42	
1 A31 A30 A29 A28 A27 A26 A25 A28 A27 A26 A28 A27	X X 9	<u> ₹</u>	- CA		~ :	₽	A	145	¥	*	AS	₩	11/	2	2	=	X	E	1		Ž Z	3	2	A19	\$	2	23	\$	A24	B 24
1	2 2 Z	N S			8	7	7	*	₹	¥	₹	7	₩	₹	2	Ξ	A12	N S	=	*	\$ \$	N.	8	A20	121	<u> </u>	3	\$	A25	825
1 1 A31 A39 A29 B28 1 1 A31 A39 A29 A28 A27 A26 A25 A26 A26	2 2 2	1 AZ			=	24	=	\$	\$	\$	3	2	A9	N M	=	A12	3	=	3	19	X X	5	\$	2	723	A23	\$	\$3	V 56	826
1	2 2 2			1	2	A3	ŧ	€															2	23	K33	\$	S 2	\$	127	120
SO UR MOT MO	X X X	A3	\	¥ ₹	¥ !	Ę	¥	\$	3	*	\$	A10	3	412	A13	¥	AIS	A 16	3	× ×	\$ \$	2	22	K23	\$	\$	8 %	2	A28	828
SO (R RO) B31 B30 B31 B31 B31 B32 B32	5 5 5 E	8	 	5 5	₹ :	Ş	\$	>	\$	\$	A10	¥	A12	A13	¥	A15	91 V	117	A 1.9	A 19	2 8	422	83	A24	A25	426	127	A28	A29	623
SS (R MO) BS1 O 1 1 NS NS NS NS NS NS	2 8 2	\	8	E ~	¥	\$	~	¥	2	A10	A	A12	A13	AIA	A15	416	417	A18	818	88	77	123	24	23	A26	127	828	A29	A 30	130
	3 2 8	2	×	2 3	\$	\$	\$	\$	A10	All	A12	A13	AIS	415	A 16	A17	AJR	A19	83	K	\$ 8	2	\$3	A26	A27	A28	\$3	S.	A31	831
<u> </u>	- - -	-	• -	-	- -	-	-	-		-		-	-		_	-	4000\$	-	-	-		-	-	-	-	-	-	-	-	102
50-0-0-0-0-0-0-0-0-0-0-0-0-0-			-	-	-	-	-	-	_	-	_	-	-	_	-	1		-	_	-		_	_	_	_			_	_	=
			<u> </u> e	= -	-	<u>c</u>	-	<u>_</u>	-	0	-	0	-	0	_	0	_	0	<u> -</u>	0	-	_	0	-	0	-	0		0	S
	3		0		0	0	<u> </u>	<u> </u>	의	2		귀	0	0	-	-	0	0	=	-	0	_	-	0	윽	<u>-</u>	<u>-</u>	의	0	2 51
						_	0		5	_	<u></u>		0	0		-			-	0	7 5				-	-	9	읭	0	53.5
		_			- ; -	-		-		 +	-		_	-	0	0	0	0	0	6)	0	0	0	0	0	0	0	0	5.

Aug. 13, 1991

F/G. 9

				_														نا استناد وا						_	_	.,	 -	 -		 -		
8	8	12	2	A3	5	2	9	V	2	2	2	AII	A12	AIS	A	A15	Alb	AI7	A13	A19	\$	MI	123	23	\$	S	\$	127	428	8	S	A31
3	=	2	2	2	8	3	13	2	\$	V V	V	A12	AIS	3	AIS	A16	A17	A18	A 159	8	121	KZ	123	12	S	\$	127	1 28	\$	A30	A31	0
2	2	2	*	\$	8	3	2	2	V		AIZ	AI3	ALA	AIS	A16	AIV	A18	A19	\$	2	B	12	\$	8	8	13	2	₹ <u>₹</u>	N.	15	0	6
20	Z.	3	\$	12	3	2	2	A	V	AIZ	A13	Y W	AIS	A16	¥	AIS	A19	\$	2	122	2	K	3	82	13	18	\$	N X	A31	0	0	0
3	\$	\$	*	8	2	\$	A10	-	1 2	3	3	AIS	A16	Z/	N N	A 39	8	2	2	2	2	S	Ş	123	2	\ <u>\{\times}{\times}</u>	N V	2		0	-	0
3	3	8	3	2	\$	A 10	3	¥	1	=	AIS	A16	3	Ala	A 19	8	2	<u> </u>	23	5	S	188	3	1 23	15	X	E	0	6	0	0	-
18	8	3	2	2	M		A12	¥	1	5	AE	AZ	₩ ¥	N S	\$	12	<u></u>	5		\$	—	\ -=	2	2	†		-	0	0	-	0 	0
2	3	2	\$	2	V	AIZ	N S	1	\\	A16	3	- E	N S				اللا مستؤور	<u> </u>	_	₹	,		15	N X	3	0	-	0	-	0	0	-
2	2	\$	AB	X	A12	E	1	*	A	1	X X	_ =	13		13	-	+	•	+	130	- -	+	_	N		0	10	0	0	•	0	-
2	2	18	Z	AZZ	Z.	A	AIS	7		8	A19	<u>, «</u>				+	\$	+	-	+	3	-	<u> </u>	-	0	10		0	0	0	٤)	-
88	2	E	AZ	N S	V	¥ }	A16	3	8	₩ ¥	8	2	224			8	5	┿╼	<u> </u>	\$	_	*	0	0	0	-	0	0	0	0	0	0
8	3	A12	AIS	Z	A15	A16	X	V	A	\$	2	127 122	_		-			-	<u>. </u>	AX	A31	<u> </u>	0	0	0	0	-	0	-	0	0	0
912	A12	A	X	A15	AIG	1	A18	\	3		-			8		_	_	-	~	-	-	0	0	0	0	0	0	-	0	0	0	0
B 13	3	×	AIS	Ai6	S	<u> ₹</u>		——		22				_			_		<u> </u>	0	0	-	0	0	0	-	-	0	0	0	0	0
2	Z	A	7 A 16	3	V	<u> </u>	+			3	3	<u> </u>		127		+	<u> </u>	1	0	0		-	-	0		-	0	0	-	0	0	0
915	N.	A 16	X	Y	A	_<	12	3	1 3	2	—	2	12	1 🐃		AX	33	-	 	0	-	0	0	0	, O	-		0				_
1816	/ A16	N N	Y	A 19	_	2	2	13	فيست مثاب		8					N.	0	9	0	0	-	0	0	0	0	 	0	0	0	-		0
1617	I VI	A 18	3	<u> </u>	_ <	*	12	3	<u> </u>					1		0	0	0	-	0	0		0	0	0			-	0	0	0	0
818	A18	₹ 8	\$	2	<u> </u>	73	Š	S	₹	<u> </u>	A28	\$	X	A31	· •	0	0	0	0	0	•	0	0	0	0	-	0	-	0	0	0	0
913	A19	8	2	122	23	2	\$		12	83	83	N N	A31	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<u>82</u>	₹3	_	122	83	3	83	8€	-		-		A31	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<u>2</u>	12	X22	\$	NZ.	83	, 	123	+		_		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1822	A22	K2 3			1 28	2	A28	-	A30	A31		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	٥	0
823	1 1/23	A24		\$		A28	\$	S	-		0	•	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
22	A24	5 425	2		<u>8</u>		N. A.	_	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	S A25	/ A26	8 A27	-	<u>&</u>	× ×	A3	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	7 A26	8 127	2	6 2 ¥		A3.1	0	-	0	0	0	0	0	0	0	0	0	0	0	6	0	0	0	0	0	0	0	0	0	0	0	0
	8 A27	9 828	_	1 430	A31	0	0	0	0	0	0	0	0	0	C	0	0	0	0	0	0	0	-	<u> </u>	0	0	0	0	0	0	0	
=	8	20	1 A3	¥	0	0	0	0	0	0	0	0	0	0	0	0	0	<u>-</u>	0		-	0		-	0	0	0	0	0			긔
	2	1 430	A3	0	0	0	-	0	-	0	0	0	0	0	0	0	0	0	0	_	0			_		-			_			
	X 1	2	0	0	0	0 (0	0	0	0	0	0	0	0	0	0	0	0				_	_	_	_	0			_			
-	~	0	0	_	. 0	0	0	0					0	0	0	<u> </u>	9		_	_	0			_			0					ᅴ
M M		9	0	•	0	0	0	0	0	0	0	0						i		-	_ +		_	_		_			_		_	
	_	0		•	0		0	0	0	0	0	0	0	0					_				_+			-				1	_	
-	0	<u>-</u>	0		0 0	0	7	_	0	-	0		0	-	0	1	0	0	<u>의</u>		0	0	 	1		<u> </u>	0		0		<u>- ·</u>	
23	0	0	0	0		-	_		0	0	0	0			_	1			0	0	_!					0	0	<u> </u>			<u>-</u>	
4 53	0	0	•	•	<u> </u>	0	0	-	-	_	-	_	-	<u>۔</u>	-	<u>-</u>	<u>e </u>	0	0	<u>o</u> !	-	0		<u>o ¦</u>		-	-		· ·		-	_
3	<u> </u>	0	0	0	0	0	<u>-</u>	0	-	<u> </u>	•	0	0	•	O !	<u> </u>						-	- '			- !						

DATA SHIFTING AND ROTATING APPARATUS

Matter enclosed in heavy brackets [] appears in the original patent but forms no part of this reissue specification; matter printed in italics indicates the additions made by reissue.

This application is a continuation of application Ser. No. 761,401, filed on Aug. 1, 1985 now abandoned, which was 10 a reissue application on U.S. Pat. No. 4,396,994, issued Dec. 31, 1980.

BACKGROUND OF THE INVENTION

This invention relates to apparatus for shifting or rotating digital information and more particularly to a flow-through type shift/rotate circuit.

It is well known in the data processing art to provide data processing systems with means for shifting or rotating (circular shifting) multibit binary data. Shifting of data is typically required in performing certain arithmetic operations such as multiplication or division, while rotation of data is typically used in data field manipulation operations such as field extraction or insertion.

Prior art shift/rotate apparatus are generally of two types, namely the flow-through type which normally permits a shift operation or a rotate operation to be performed within a single time period of the processing unit and the shift register type in which the number of time periods of the processing unit required to complete a shift or a rotate operation depends on the number of positions shifted or rotated. In general, high operating speed is desirable in data processing systems. Therefore, the flow-through type shift/rotate apparatus which has a shorter execution time is preferred over the shift register type in high performance data processing systems.

It is believed that formerly, flow-through type shift/rotate apparatus have not been used in data processing
systems fabricated on a single integrated circuit chip,
i.e., microprocessor and microcomputers, primarily
because the chip area limitations of the integrated circuit technologies used did not permit practical implementation of the highly complex prior art flow-through
shift/rotate circuits. Thus, the chip area limitations
dictated the use of the far simpler shift register type of
shift/rotate circuit. Moreover, microprocessors and
microcomputers have heretofore been designed primarily for relatively low performance applications. Therefore, the execution time of the shift register type of
shift/rotate apparatus has been adequate for such applications.

Recent advances in integrated circuit technology in the area known as very large scale integration (VLSI) have made it possible to design microprocessors and 55 microcomputer chips having a much greater number of components and capable of much higher performance. As such, the use of flow-through type shift/rotate circuit in such chips is now both desirable and practical. However, the chip area occupied by the shift/rotate 60 circuit still has an important effect on the cost of the microprocessor or microcomputer in which it is used. In this respect, the prior art flow-through shift-rotate circuits are deficient in that they require a relatively large chip area for their implementation. Therefore, a 65 need clearly exists for a flow-through type shift/rotate circuit which occupies a relatively small chip area when implemented in an integrated circuit.

Some prior art flow-through type shift/rotate circuits perform bidirectional (i.e., either right or left) shift or rotate operations using only a unidirectional shifter/rotator. A shift or a rotate operation in the opposite direction to that provided by the unidirectional shifter/rotator is performed by first reflecting (reversing the order of the bits) the data before passage through the shifter/rotator and reflecting the data again after passage through the shifter/rotator. Therefore, such prior art circuits require additional circuitry for performing the reflections on the data. One such prior art circuit uses a single data reflection circuit coupled to receive data from the unidirectional shifter/rotator and performs the shift or rotate operation in the opposite direc-15 tion to that provided by the unidirectional shifter/rotator by making the data pass twice through both the shifter/rotator and the reflection circuit. From the standpoint of chip area, using a unidirectional shifter/rotator is advantageous because it occupies less chip area than a bidirectional shifter/rotator. However, in the case of the prior art circuits, the chip area savings derived from using a unidirectional shifter/rotator is more than cancelled by the addition of data reflection circuitry. Moreover, where the prior art circuit requires a double passage of the data, the execution time for a shift or rotate operation is also increased.

In another prior art flow-through type shift/rotate circuit, a bidirectional rotate circuit is combined with a vector mask generator and an appropriate gating network to provide a bidirectional shift/rotate circuit. For rotate operations, the mask generator is not used. However, for shift operations the output of the mask generator controls the gating network to provide masking of the circularly shifted bits of the data. This latter circuit configuration is advantageous in that it can be adapted to provide both the arithmetic shift operation as well as the logical shift operation. However, prior art bidirectional rotate circuits require a relatively large chip area for their implementation, although the mask generator may be implemented in a relatively small chip area. Therefore, a bidirectional rotate circuit occupying a small chip to be used in conjunction with a mask generator would be desirable. In particular it would be desirable to have a flow-through type circuit which provides bidirectional rotation of data using a unidirectional shifter/rotator but which requires neither reflection of the data nor multiple passes of the data through the circuit.

SUMMARY OF THE INVENTION

Accordingly, the present invention is a flow-through type rotate circuit suitable for microprocessor and microcomputer applications. The circuit performs the rotation operation on a multibit binary word in either a first or a second direction using a unidirectional shifter/rotator but without the head for performing any reflections on the binary word. To this end, the circuit includes control means adapted to receive a plurality of scale factor signals and a direction control signal indicating a rotating in the second direction. The control means responsive to the scale factor signals and the direction control signal provides a plurality of shift control signals which are respectively the complement of the scale factor signals and provides a plurality of shift control signals which are respectively the same as the scale factor signals when the directional control signal is absent. Also included are input means adapted to receive an N-bit input word and for providing N-bit input data, and one-bit rotate means adapted to receive

the input data and the direction control signal and being responsive to the direction control signal for rotating the input data by one position in the first direction but providing the input data without rotation when the direction control signal is absent. In addition the circuit 5 includes unidirectional shift/rotate means adapted to receive the data from the one-bit rotate means and the plurality of shift control signals and being responsive to the signal control signals for rotating the data from the one-bit rotate means in the first direction by a magni- 10 tude (number of positions) specified by shift control signals. Furthermore, the circuit includes output means adapted to receive data from the unidirectional shift/rotate means and providing an N-bit output word which is the input word rotated according to the scale factor and 15 the direction control signals. In the preferred embodiment of the present invention, the unidirectional shift-/rotate means is also adapted to receive a rotate control signal and is responsive to the rotate control signal for rotating the data from the one-bit rotate means in the 20 manner described above. However, when the rotate control signal is absent, the shift/rotate means shifts rather than rotates the data from the one-bit rotate mean in the first direction by the magnitude specified by the shift control signals.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a block diagram of a circuit for performing bidirectional rotation or right shifting on a 32-bit binary word according to one embodiment of the present in- 30 vention;

FIG. 2 is a logic digram of the scale factor decoder used in the circuit of FIG. 1;

FIGS. 3, 4, and 5 form a schematic diagram of the circuit of FIG. 1 but without the scale factor decoder; 35

FIG. 6 illustrates the relative positions of FIGS. 3, 4, and 5;

FIG. 7 is a truth table illustrating a right rotate operation;

FIG. 8 is a truth table illustrating a left rotate opera- 40 tion; and

FIG. 9 is a truth table illustrating a right shift operation.

DETAILED DESCRIPTION

FIG. 1 shows in block diagram form a circuit 1000 for rotating a 32-bit word by any number of positions up to thirty-one positions in either the right or the left direction or for shifting the 32-bit word by any number positions up to thirty-one positions in only the right direc- 50 tion. A scale factor decoder 1001 receives a five-bit scale factor word S0,S1,S2,S3,S4 and a direction control signal L/R and provides a five-bit shift control word 20,21,22,23,24. The scale factor word is a binary number specifying the magnitude (number of positions) 55 of a rotation or a shift operation. The L/R signal is used for selected the direction of rotation, a logic "0" level signifying a right rotation and a logic "1" level signifying a left rotation. The scale factor decoder 1001 provides a shift control word which is the same as the scale 60 factor word when the L/R signal is a logic "0" level but provides a shift control word which is the complement of the scale factor word when the L/R signal is a logic "1" level.

A 32-bit input word having bits A0 through A31 is 65 received by thirty-two strobed input inverters 1002 through 1033. For simplicity not all the input inverters are shown in FIG. 1. Each input inverter receives a

4

respective bit of the input word and a STROBE signal and provides the complement of the respective input word bit when the STROBE signal is a logic "1" level. The output of each input inverter floats when the STROBE signal is a logic "0" level.

The complemented input word provided by the input inverters 1002 through 1033 is received as input data by a one-bit rotator 1034 which also receives the L/R signal. The one-bit rotator rotates the input data by one position to the right when the L/R signal is a logic "1" level and provides the input data without rotation when the L/R signal is a logic "0" level.

The data provided by the one-bit rotator 1034 is received by a unidirectional shifter/rotator 1035 which also receives the shift control word $2^4, 2^3, 2^2, 2^1, 2^0$ and a ROT signal used for selecting either a rotate or a shift operation. Data received by the shifter/rotator is shifted in the right direction when the ROT signal is a logic "0" level or is rotated in the right direction when the ROT signal is a logic "1" level. The magnitude of a shift or a rotation performed by the shifter/rotator is specified by the shift control word which is a binary number equal to the number of positions of the shift or rotation.

The shifter/rotator 1035 comprises five levels identified by reference numerals 1036 through 1040. The levels are interconnected in an arrangement in which a first level 1035 receives data from the one-bit rotator and provides data to its immediately succeeding level 1037; a last level 1040 receives data from its immediately preceding level 1039 and provides output data; and each of the other levels 1037, 1038, and 1039 receives data from its immediately preceding level and provides data to its immediately succeeding level. In addition to data from an immediately preceding level, each level also receives a respective bit of the shift control word 20,21,22,23, or 24 and the ROT signal, both of which control the operation performed by the level. When the ROT signal is a logic "0" level, each level of the shifter/rotator performs a right shift of a respective predetermined magnitude if the respective shift control word bit is at a logic "1" level or performs no shift (or rotation) if the respective shift control word bit is at a 45 logic "0" level. When ROT signal is a logic "1" level, each level performs a right rotation of the respective predetermined magnitude if the respective shift control word bit is at a logic "1" level or performs no rotation (or shift) if the respective shift control bit is at a logic "0" level.

The levels 1036 through 1040 are ranked from 0 through 4, respectively. The predetermined magnitude of the shift or rotation performed by each level is equal to two raised to the power of the rank of the level. Therefore, the predetermined magnitudes of the shift or rotation performed by the levels 1036 through 1040 are 1, 2, 4, 8, and 16 respectively. The levels of the shifter/rotator need not be arranged according to their ranks. The sum of the magnitudes of the shifts or rotations performed by the individual levels 1036 through 1040 of the shifter/rotator is equal to the the total magnitude of shift or rotation specified by the shift control word.

The output data from the last level 1040 passes through a precharge network 1041 to thirty-two output inverters 1042 through 1073 which complement the output data to form a 32-bit output word having bits B0 through B31. For simplicity of the drawing, not all the output inverters are shown.

The precharge network 1041 receives a PRE-CHARGE signal, and when the PRECHARGE signal is a logic "0" level, the precharge network forces all the data lines in the shifter/rotator and the one-bit rotator to a logic "1" level. In normal operation a logic "0" 5 level PRECHARGE signal is applied only during the intervals when the STROBE signal is a logic "0" level, the PRECHARGE signal being set to a logic "0" level before a logic "1" level STROBE signal is applied. Therefore, the precharge network is normally activated 10 only during the intervals when no data is being passed through the circuit, and the data lines of the circuit are released from the precharge voltage before an input word is strobed into the circuit.

The right rotate operation performed by the circuit of FIG. 1 is illustrated by the truth table of FIG. 7. A right rotate operation occurs when the L/R signal is set to a logic "0" level and the ROT signal is set to a logic "1" level. The number of positions rotated is controlled by the scale factor word S4,S3,S2,S1,S0. In the truth table, 20 the input work is represented by bits A0 through A31, and the output work is represented by bits B0 through B31. Those bits of the input word which are shifted off the right end reappear in the vacated bit positions on the left end.

The left rotate operation performed by the circuit of FIG. 1 is illustrated by the truth table of FIG. 8. A left rotate operation occurs when both the L/R and ROT signals are set to a logic "1" level. The number of positions rotated is controlled by the scale factor word 30 S4,S3,S2,S1,S0. Those bits of the input word which are shifted off the left end reappear in the vacated bit positions on the right end.

The right shift operation performed by the circuit of FIG. 1 is illustrated by the truth table of FIG. 9. A right 35 shift operation occurs when the L/R and ROT signals are both set to a logic "0" level. The number of positions shifted is controlled by the scale factor word S4,S3,S2,S1,S0. As the input word is shifted to the right, each bit position vacated on the left is replaced by 40 a "0".

The circuit of FIG. 1 provides a rotation in either the right or left direction using a shifter/rotator 1035 which provides rotation in only the right direction. A left rotation is achieved by means of the one-bit rotator 45 which provides an additional position of right rotation when the L/R signal is at a logic "1" level and the scale factor decoder which provides the complement of the scale factor word when the L/R signal is at a logic "1" level. Thus when the L/R signal is a logic "1" level, the 50 input word is rotated to the right by a magnitude equal to the complement of the scale factor word plus one additional position. Such a right rotation is equivalent to a left rotation of the input word by a magnitude equal to the scale factor word.

It is contemplated that the circuit of FIG. 1 will be used in conjunction with a mask generator and an appropriate gating network to provide bidirectional shifting as well as bidirectional rotation. In such an application a shifting operation is performed by combining 60 rotation and masking operations. Therefore, a rotate circuit to be used in conjunction with a mask generator need not also perform any shifting operations. However, as will be explained below, a unidirectional shifter/rotator according to the present invention may be 65 designed to also perform unidirectional shifting operations without significantly increasing circuit complexity. Using a shifter/rotator of such a design, masking is

6

not required for a shift operation in one direction, thus allowing certain simplifications in the mask generator circuit.

The preferred embodiment of the scale factor decoder used in the circuit of FIG. 1 is illustrated in FIG. 2. Reference characters used to refer to components of the circuit of FIG. 1 are also being used to refer to corresponding components in FIG. 2. The scale factor decoder 1001 has five two-input EXCLUSIVE OR gates 2001 through 2005 each one receiving a respective bit of the scale factor word and the L/R signal S0,S1,S2,S3,S4 and providing a respective bit of the shift control word. The design of such two-input EXCLUSIVE OR gates in the various integrated circuit technologies is well known to one skilled in the art.

FIGS. 3, 4, and 5 arranged according to FIG. 6 form a schematic diagram of the circuit of FIG. 1 but without the scale factor decoder. Reference characters used to refer to components of the circuit of FIG. 1 are also being used to refer to corresponding components in FIGS. 3, 4, and 5. For simplicity certain components of the circuit which are repetitive and not essential to the description of the circuit have been omitted from FIGS. 3, 4, and 5.

The circuit is implemented in complementary metaloxide-semiconductor (CMOS) technology and operates between a positive VDD supply voltage and ground potential. A signal level which is substantially VDD represents the logic "1" state for the circuit while a signal level which is substantially ground potential represents a logic "0" state for the circuit.

Referring now to FIG. 3, there is shown a schematic diagram of the thirty-two strobed input inverters 1002 through 1033 and of the one-bit rotator 1034. Each of the input inverters comprises a pair of n-channel transitors T1 and T2 having their conduction channels connected in series between ground and a respective one of thirty-two input conductors 10 through 131 (not all are shown) of the one-bit rotator. The conduction channel of an insulated-gate field-effect transistor (IGFET) is the region lying between the source and drain electrodes of the transistor. Since IGFETs are in general bilateral devices, the distinction between the source and drain electrodes is not important for purposes of circuit description. As is well known, the current flowing through the conduction channel of an IGFET is controlled by the voltage applied to the gate electrode of the IGFET and can be varied from a relatively high value when the IGFET is driven into the ON state to a vanishingly small value when the IGFET is driven into the OFF state. The absolute value of the current flowing through the conduction channel of an IGFET in the ON state depends, among other parameters, on the 55 width to length ratio of the channel region and the voltage applied to the gate electrode.

In each input inverter, the gate electrode of T1 is connected to receive a respective bit of the input word A0 through A31, and the gate electrode of T2 is connected to receive the STROBE signal. When the STROBE signal is a logic "0" level, T1 and T2 in each input inverter are both in the OFF state, and each of the input conductors I0 through I31 of the one-bit rotator is isolated from ground. As mentioned above, during those intervals when the STROBE signal is at a logic "0" level, the input conductors of the one-bit rotator are all precharged to a logic "1" level by the precharge network. However, the input conductors are all re-

leased from the precharge voltage before a logic "1" level STROBE signal is applied.

When the STROBE signal goes to a logic "1" level, transistors T1 and T2 in those input inverters receiving logic "1" bits of the input word are driven to the ON 5 state while transistors T1 and T2 in those input inverters receiving logic "0" bits of the input word remain in the OFF state. Consequently, those input conductors connected to input inverters receiving logic "1" bits are pulled to a logic "0" level (i.e., ground potential) while 10 the other input conductors which are connected to input inverters receiving logic "0" bits remain at a logic "1" level (i.e., the precharge voltage). Therefore, the input data received by the one-bit rotator is the complement of the input word.

In addition to having thirty-two input conductors IO through I31 representing thirty-two bit positions, the one-bit rotator 1034 also has thirty-two output conductors O0 through O31 (not all are shown) also representing the thirty-two bit positions. The bit positions are 20 consecutively numbered along the left direction. Each input conductor is coupled through the conduction channel of a respective one of a first group of thirty-two n-channel transistors. T100 through T131 (not all are shown) to a corresponding output conductor represent- 25 ing a like bit position. The gate electrodes of transistors T100 through T131 are all connected to a conductor 3003 carrying the complement of the L/R signal generated by a CMOS inverter 3002 which receives the L/R signal. Each input conductor except the right-most one 30 10 is also coupled through the conduction channel of a respective one of a second group of thirty-two n-channel transistors T200 through T231 (not all are shown) to an output conductor representing a bit position displaced one position to the right of that represented by 35 the input conductor. The right-most input conductor I0 is coupled to the left-most output conductor O31 through the conduction channel of transistor T200. The gate electrodes of transistors T200 through T231 are all connected to a condutor 3001 carrying the L/R signal. 40

When the L/R signal is a logic "0" level, transistors T200 through T231 which receive a logic "0" level at their gate electrodes are all in the OFF state while transistors T100 through T131 which receives a logic "0" level at their gate electrodes provided by the inverter 3002 are all permitted to go to the ON state. Under these conditions the data signal on each of the input conductors except the right-most one I0 is transferred to an output conductor representing a like bit position.

When the L/R signal is a logic "1" level, transistors T100 through T131 which receive a logic "0" level at their gate electrodes provided by the inverter 3002 are all in the OFF state while transistors T200 through T231 which receive a logic "1" level at their gate electrodes are all permitted to go to the ON state. Under these conditions the data signal on each of the input conductors except the right-most one I0 is transferred to an output conductor representing a bit position displaced one position to the right of that represented by the input conductor. The data signal on the right-most input conductor I0 is transferred to left-most output conductor O31 which represents a bit position circularly displaced one position to the right of that represented by input conductor I0.

Referring now to FIG. 4, there is shown a schematic diagram of levels 1036 and 1037 of the shifer/rotator. Level 1036 which is designed to shift or rotate data

8

received from the one-bit rotator by one position to the right has thirty-two input conductors I100 through I131 (not all are shown) representing thirty-two bit positions and thirty-two output conductors O100 through O131 (not all are shown) also representing the thirty-two bit positions. The input conductors of level 1036 are each connected to an output conductor of the one-bit rotator (see FIG. 3) representing a like bit position. Each input conductor of level 1036 is coupled through the conduction channel of a respective one of a third group of n-channel transistors T300 through T331 (not all are shown) to a corresponding output conductor of level 1036 representing a like bit position. The gate electrodes of the transistors T300 through T331 are all connected 15 to a conductor 4003 carrying the complement of the 20 signal generated by a CMOS inverter 4002 which receives the 20 signal. Each input conductor of level 1036 except the right-most one I100 is also coupled through the conduction channel of a respective one of a fourth group of n-channel transistors T401 through T431 (not all are shown) to an output conductor representing a bit position displaced one position to the right of that represented by the input conductor. The gate electrodes of the transistors T401 through T431 are all connected to a conductor 4001 carrying the 20 signal. The right-most input conductor 1100 is coupled to the left-most output conductor O131 through the conduction channel of an n-channel transistor T400 forming a fifth group whose gate electrode is connected to a conductor 4004 carrying the ROT signal.

When both the 20 and ROT signals are each a logic "0" level, transistors T401 through T431 and T400 are all in the OFF state while transistors T300 through T331 are all permitted to go to the ON state. Under these conditions the data signal on each of the input conductors of level 1036 is transferred to a corresponding output conductor of level 1036 representing a like bit position.

When the 20 signal is a logic "1" level and the ROT signal is a logic "0" level, transistors T300 through T331 and T400 are all in the OFF state while the transistors T401 through T431 are all permitted to go to the ON state. Under these conditions, the data signal on each input conductor except the right-most one I100 is transferred to an output conductor representing a bit positioned displaced by one position to the right of that represented by the input conductor. If while the 20 signal is a logic "1" level, the ROT signal is also a logic "1" level, transistor T400 is permitted to go to the ON 50 state, and the data on the right-most input conductor I100 is transferred to the left-most output conductor O131 which represents a bit position circularly displaced by one position to the right of that represented by input conductor I100. In normal operation a logic "1" level ROT signal is not applied when the 20 signal is at a logic "0" level.

Level 1037 which is designed to provide a shift or rotate of data received from level 1036 by two positions to the right has thirty-two input conductors I200 through I231 (not all are shown) representing thirty-two bit positions and thirty-two output conductors O200 through O231 (not all are shown) also representing the thirty-two bit positions. The input conductors of level 1037 are each connected to an output conductor of level 1036 representing a like bit position. Each input conductor of level 1037 is also coupled through the conduction channel of a respective one of a third group of n-channel transistors T500 through T531 (not all are

shown) to a corresponding output conductor of the level 1037 representing a like bit position. The gate electrodes of T500 through T531 are all connected to a conductor 4007 carrying the complement of the 21 signal generated by a CMOS inverter 4006 which receives 5 the 21 signal. Each input conductor of level 1037 except the two right-most two I200 and I201 is also coupled through the conduction channel of a respective one of a fourth group of n-channel transistors T602 through T631 (not all are shown) to an output conductor repre- 10 senting a bit position displaced two positions to the right of that represented by the input conductor. The gate electrodes of transistors T602 through T631 are all connected to a conductor 4005 carrying the 21 signal. Input conductors 1200 and 1201 are coupled respec- 15 tively through the conduction channels of a fifth group of n-channel transistors T600 and T601 to output conductors O230 and O231. The gate electrodes of transistors T600 and T601 are both connected to a conductor 4008 carrying the ROT signal.

When both the 2¹ and the ROT signals are each a logic "0" level, transistors T600 through T631 are in the OFF state while transistors T500 through T531 are all permitted to go to the ON state. Under these conditions the data signal on each input conductor of level 1037 is 25 transferred to a corresponding output conductor of level 1037 representing a like bit position.

When the 21 signal is a logic "1" level and the ROT signal is a logic "0" level, transistors T500 through T531, T600 and T601 are all in the OFF state while 30 transistors T602 through T631 are all permitted to go to the ON state. Under these conditions the data signal on each input conductor except the right-most two I200 and I201 is transferred to an output conductor representing a bit position displaced by two positions to the 35 right of that represented by the input conductor. If while the 21 signal is a logic "1" level, the ROT signal is also a logic "1" level, transistors T600 and T601 are permitted to go to the ON state, and the data signals on input conductors 1200 and 1201 are respectively trans- 40 ferred to output conductors O230 and O231 which represent bit positions circularly displaced by two positions to the right of those represented by input conductors I200 and I201, respectively. In normal operation a logic "1" level ROT signal is not applied when the 21 45 signal is a logic "0" level.

Referring now to FIG. 5, there is shown a schematic diagram of level 1040 of the shifter/rotator, the precharge network 1041 and the output inverters 1042 through 1073 (not all are shown). For simplicity of the 50 drawing, levels 1038 and 1039 have been omitted from the depiction. The circuit details of levels 1038 and 1039 which are designed to provide shift or rotation in the right direction by four and eight positions, respectively, will be obvious to one skilled in the art of IGFET circuit design from the description of the circuit details of levels 1036, 1037 and 1040 which are designed to provide shift or rotation in the right direction by one, two, and sixteen positions, respectively.

Level 1040 has thirty-two input conductors I300 60 through I331 (not all are shown) representing thirty-two bit positions and thirty-two output conductors O300 through O331 (not all are shown) also representing the thirty-two bit positions. The input conductors of level 1040 are each connected to an output conductor of 65 level 1039 (not shown) representing a like bit position. Each input conductor of level 1040 is coupled through the conduction channel of a respective one of a third

group of n-channel transistors T700 and T731 (not all are shown) to a corresponding output conductor of level 1040 representing a like bit position. The gate electrodes of transistors T700 through T731 are all connected to a conductor 5003 carrying the complement of the 24 signal provided by a CMOS inverter 5002 which receives the 24 signal. Each input conductor except the right-most sixteen I300 through I315 is also coupled through the conduction channel of a respective one of a fourth group of n-channel transistors T816 through T831 (not all are shown) to an output conductor representing a bit position displaced by sixteen positions to the right of that represented by the input conductor. The gate electrodes of transistors T816 through T831 are all connected to a conductor 5001 carrying the 24 signal. The right-most sixteen input conductors I300 through I315 are respectively coupled through the conduction channels of a fifth group of n-channel transistors T800 through T815 (not all shown) to the sixteen left-most output conductors O316 through O331. The gate electrodes of T800 through T815 are all connected to a conductor 5004 carrying the ROT signal.

10

When the 2⁴ signal and the ROT signal are each a logic "0" level, transistors T800 through T831 are all in the OFF state while transistors T700 through T731 are all permitted to go to the ON state. Under these conditions the data signal on each input conductor of level 1040 is transferred to a corresponding output conductor of level 1040 representing a like bit position.

When the 24 signal is a logic "1" level, and the ROT signal is a logic "0" level, transistors T700 through T731 and T800 through T815 are all in the OFF state while transistors T816 through T831 are all permitted to go to the ON state. Under these conditions the data on each of the input conductors except the right-most sixteen I300 through I315 are transferred to an output conductor representing a bit position displaced sixteen positions to the right of that represented by the input conductor. If while the 24 signal is at a logic "1" level, the ROT signal is also at a logic "1" level, transistors T800 through T815 are permitted to go to the ON state, and the data signals on the sixteen right-most input conductors I300 through I315 are transferred to output conductors O316 through O331, respectively. The bit positions represented by output conductors O316 through O331 are circularly displaced to the right by sixteen positions from those represented by the input conductors I300 through I315, respectively.

Each one of the output conductors O300 through O331 is connected to the input of a respective one of thirty-two output inverters 1042 through 1073 (not all are shown). Each output inverter provides a respective bit of the output word B0 through B31.

The precharge network 1041 comprises thirty-two pairs 1074 through 1105 of p-channel transistors (not all pairs are shown). Each pair includes transistors T3 and T2 both having their conduction channels coupled between a respective one of the output conductors of level 1040 and a conductor 5006 carrying VDD. The gate electrode of transistor T4 is connected to a conductor 5005 carrying the PRECHARGE signal while the gate electrode of T3 is connected to ground. Transistor T3 is designed to provide a relatively large current when driven to the ON state to permit a rapid precharge of the respective output conductor. Therefore, transistor T3 has a relatively large channel width to channel length ratio. On the other hand, transistor T4, which remains in the ON state even when T3 is in the OFF

state, is designed to provide a relatively low current which is sufficient to sustain a logic "1" level on the respective output conductor against leakage currents but which is not sufficient to hold the output conductor against a logic "0" data signal. Therefore, transistor T3 5 has a relatively small channel width to channel length ratio. Transistors T3 and T4 are driven to the ON state by a logic "0" level applied to their respective gate electrodes.

In normal operation, the bits 2⁴,2³,2²,2¹ and 2⁰ of the 10 shift control word are all set to a logic "0" level during intervals when the PRECHARGE signal is at a logic "0" level. Therefore, during those intervals, transistors in the third group in each level of the shifter/rotator and in the first group in the one-bit rotator are all permitted to go to the ON state, and all the input and output conductors of each level and the one-bit rotator are precharged to a logic "1" level.

Although the disclosed embodiment of the present invention is implemented in CMOS, a shift/rotate cir-20 cuit according to the present invention may also be implemented in other integrated circuit technologies such as p-channel metal-oxide-semiconductor (PMOS) technology and n-channel metal-oxide-semiconductor (NMOS) technology with appropriate modifications to 25 the polarities and magnitudes of the supply voltages and logic levels as would be obvious to one skilled in the art of integrated circuit design.

It will be understood by those skilled in the art that the foregoing and other modifications and other alterations may be made to the described embodiment without departing from the spirit and scope of the present invention. For example, the shifter/rotator may be modified to provide only the rotation operation by eliminating the ROT signal and by connecting the conductor for carrying the ROT signal in each level of the shifter/rotator to the conductor carrying the respective bit of the shift control word. In addition, the transistors of the first and second groups in the one-bit rotator and of the third, fourth, and fifth groups in the shifter/rotator which serve as transmission gate switches may be replaced by equivalent switch means as are known or as will be discovered.

What is claimed is:

[1. A circuit for rotating an N-bit binary word in 45 either a first or a second direction comprising:

factor signals and a direction control signal indicative of a rotation in the second direction, and responsive thereto for providing a plurality of shift 50 control signals which are respectively the complement of the scale factor signals, the control means providing a plurality of shift control signals which are respectively the same as the scale factor signals when the direction control signal is absent;

55

input means adapted to receive an N-bit input word and providing corresponding N-bit input data;

one-bit rotate means adapted to receive the input data and the direction control signal and being responsive to the direction control signal for rotating the 60 input data by one position in the first direction, the one-bit rotate means providing the input data without rotation when the direction control signal is absent;

unidirectional shift/rotate means adapted to receive 65 data from the one-bit rotate means and the plurality of shift control signals and for rotating the data from the one-bit rotate means in the first direction

12

by a magnitude specified by the shift control signals; and

output means adapted to receive data from the unidirectional shift/rotate means for providing an N-bit output word which is the input word rotated according to the scale factor signals and the direction control signal.

[2. A shift/rotate circuit for shifting an N-bit binary word in a first direction and for rotating the binary word in either the first or a second direction comprising:

control means adapted to receive a plurality of scale factor signals and a direction control signal indicative of a rotation in the second direction and being responsive thereto for providing a plurality of shift control signals which are respectively the complement of the scale factor signals, the control means for providing shift control signals which are respectively the same as the scale factor signals when the direction control signal is absent;

input means adapted to receive an N-bit input word and for providing corresponding N-bit input data; one-bit rotate means adapted to receive the input data and the direction control signal and being responsive to the direction control signal for rotating the input data by one position in the first direction, the one-bit rotate means providing the input data without rotation when the direction control signal is absent;

unidirectional shift/rotate means adapted to receive data from the one-bit rotate means, the plurality of shift control signals and a rotate control signal and being responsive to the rotate control signal for rotating the data from the one-bit rotate means in the first direction by a magnitude specified by the shift control signals, the unidirectional shift/rotate means shifting the data from the one-bit rotate means in the first direction by the magnitude specified by the shift control signals; and

output means adapted to receive data from the unidirectional shift/rotate means for providing an N-bit output word which is the input word shifted or rotated according to the scale factor, direction control and rotate control signals.

[3. A shift/rotate circuit as recited in claim 2 wherein the unidirectional shift/rotate means comprise a plurality of ranked levels including a first and a last level, each level being adapted to receive incoming data, a respective one of the shift control signals and the rotate control signal, each level being responsive to the respective shift control signal and the rotate control signal for rotating the incoming data in the first direction by a predetermined number of positions, each level being responsive to the respective shaft control signal 55 for shifting the incoming data in the first direction by the predetermined number of positions when the rotate control signal is absent, each level providing the incoming data without shift or rotation when the respective shift control signal is absent, each level except the first being coupled to receive data from the immediately preceding level, the first level being coupled to receive data from the one-bit rotate means, and the last level providing data to the output means.

[4. A shift-rotate circuit as recited in claim 3 wherein the one-bit rotate means comprise:

N input conductors representing N bit positions including a first and a last bit position along the second direction;

- N output conductors representing N bit positions including a first and a last bit position along the second direction;
- means providing a no-rotation control signal when the direction control signal is absent;
- a no-rotation conductor for transmitting the no-rotation signal control signal;
- a direction conductor for transmitting the direction control signal;
- a plurality of first switch means, a respective one 10 coupled between each input conductor and a corresponding output conductor representing a like bit position for transferring data signals on the input conductors to the corresponding output conductors in response to the no-rotation signal; and
- a plurality of second switch means, a respective one coupled between each input conductor except the one representing the first bit position and an output conductor representing a bit position displaced by one position in the first direction from that repre- 20 sented by the input conductor, and a respective one coupled between the input conductor representing the first bit position and the output conductor representing the last bit position, the second switch means transferring a data signal from the input 25 conductor to the output conductor coupled thereby in response to the direction control signal.

[5. A shift/rotate circuit as recited in claim 4 wherein each level of the unidirectional shift/rotate 30 means comprises:

- N input conductors representing N bit positions including a first and a last bit position along the second direction;
- including a first and a last bit position along the second direction;

means providing a no-shift signal when the respective shift control signal is absent;

- control signal;
- a shift conductor for transmitting the respective shift control signal;
- a rotate conductor for transmitting the rotate control signal;
- a plurality of third switch means, a respective one coupled between each input conductor and a corresponding output conductor of a like bit position for transferring data signals on the input conductors to the corresponding output conductors in 50 response to the no-shift signal;
- a plurality of fourth switch means, a respective one coupled between each input conductor except the ones representing those bit positions which are less than the predetermined number of positions from 55 the first bit position and an output conductor representing a bit position displaced by the predetermined number of positions in the first direction from that represented by the input conductor, the fourth switch means transferring a data signal from 60 the input conductor to the output conductor coupled thereby in response to the respective shift control signal; and

one or more fifth switch means, a respective one ing a bit position which is less than the predetermined number of positions from the first bit position and an output conductor representing a bit

position circularly displaced by the predetermined number of bit positions in the first direction from that represented by the input conductor, the fifth switch means transferring a data signal from the input conductor to the output conductor coupled thereby in response to the rotate control signal.

[6. A shift/rotate circuit as recited in claim 5 wherein the control means comprise a plurality of logic circuits each adapted to receive a respective one of the scale factor signals and the direction control signal and providing a shift control signal which is the EXCLU-SIVE OR function of the respective scale factor signal and the direction control signal, the input means comprise a plurality of strobed inverter circuits each 15 adapted to receive a respective bit of the input word and a first signal and being responsive thereto for providing a corresponding bit of input data, the output means comprise a plurality of inverter circuits each adapted to receive a respective bit of the data from the unidirectional shift/rotate means and providing a corresponding bit of the output word, the means providing the no-rotation control signal of the one-bit rotate means comprise an inverter circuit adapted to receive the direction control signal and providing the complement thereof to the no-rotation conductor, the means providing the no-shift control signal in each level of the unidirectional shift/rotate means comprise an inverter circuit adapted to receive the respective shift control signal and providing the complement thereof to the no-shift conductor, the plurality of first switch means of the one-bit rotate means each comprise an IGFET transmission gate having a control electrode coupled to the no-rotation conductor, the plurality of second switch means of the one-bit rotate means each comprise N output conductors representing N bit positions 35 an IGFET transmission gate having a control electrode coupled to the direction conductor, the plurality of third switch means in each level of the unidirectional shift/rotate means each comprise an IGFET transmission gate having a control electrode coupled to the no a no-shift conductor for transmitting the no-shift 40 shift conductor, the plurality of fourth switch means of the unidirectional shift/rotate means each comprise an IGFET transmission gate having a control electrode coupled to the shift conductor, and the plurality of fifth switch means of the unidirectional shift/rotate means 45 each comprise an IGFET transmission gate having a control electrode coupled to the rotate conductor.

[7. A shift/rotate circuit as recited in claim 6 wherein the strobed inverter circuits of the input means each comprises a first IGFET having a conduction channel coupled between a first conductor adapted to receive a first operating voltage and a first node and a gate electrode adapted to receive a respective bit of the input word, and a second IGFET having a conduction channel coupled between the first node and a respective one of the input conductors of the one-bit rotate means and a gate electrode adapted to receive the first signal; the IGFET transmission gates of the first, second, third, fourth, and fifth switch means each comprises an IGFET having a gate electrode serving as the control electrode; and there are included precharge means comprising a plurality of load IGFETs each having a conduction channel coupled between a second conductor adapted to receive a second operating voltage and a respective one of the output conductors of one of the coupled between each input conductor represent- 65 levels of unidirectional shift/rotate means or the one-bit rotate means and a gate electrode adapted to receive a second signal, the precharge means being responsive to the second signal for holding the output conductors of

the one of the levels of unidirectional shift/rotate means or of the one-bit rotate means at substantially the second operating voltage.

- [8. A shift/rotate circuit as recited in claim 7 wherein the first and second IGFETs of the strobed 5 inverter circuits, the IGFETs of the transmission gates of the first, second, third, fourth and fifth switch means are of a first channel conductivity type and the load IGFETs of the precharge means are of a second channel conductivity type.]
- [9. A shift/rotate circuit as recited in claim 8 wherein the precharge means further comprise a plurality of sustaining IGFETs of the second channel conductivity type and having a relatively small channel width to channel length ratio, each sustaining IGFET having 15 a conduction channel coupled in parallel with a respective one of the load IGFETs and a gate electode coupled to the first conductor.]
- [10. A shift/rotate circuit as recited in claim 9 wherein the first channel conductivity type is n-type 20 and the second channel conductivity type is p-type.]
- 11. A circuit for rotating a multibit input binary word in either a first or a second direction comprising:
 - (a) control means, adapted to receive a plurality of scale factor signals and to receive a direction control signal, 25 for providing a plurality of shift control signals which are respectively the complement of the scale factor signals when the direction control signal has a first binary value and which are respectively the same as the scale factor signals when the direction control 30 signal has a second binary value;
 - (b) multi-bit-position rotate means, adapted to receive input data that are representative of the multibit input binary word, comprising
 - (1) one-bit-position rotate means, adapted to receive 35 the input data and the direction control signal, for rotating data by one bit position in the first direction when the direction control signal has the first binary value and for providing data without rotation when the direction control signal has the second binary 40 value; and
 - (2) unidirectional rotate means, connected to the onebit-position rotate means so as to receive data therefrom and connected to the control means so as to receive the plurality of shift control signals therefrom, for rotating data in the first direction by a number of bit positions specified by the shift control signals,
 - whereby output data of the unidirectional rotate means are representative of the input word rotated according 50 to the scale factor signals and the direction control signal.
 - 12. The circuit of claim 11 comprising
 - (a) input means, adapted to receive the multibit input binary word, for providing the input data which are 55 representative of the input word; and
 - (b) output means, adapted to receive the output of the multi-bit-position rotate means, for providing the rotated input word in accordance with the scale factor signal and the direction control signal.
- 13. The circuit of claim 12 in which the input means comprises a first array of inverters, one for each bit of the multibit input word, for inverting each bit of the input word to produce the input data which are representative of the input word, and in which the output means comprises a 65 second array of inverters, one for each bit of the rotated input word, for inverting each bit of the output of the multibit-position rotate means.

16

- 14. A shift/rotate circuit for shifting an N-bit input binary word in a first direction and for rotating the binary word in either the first or a second, opposite direction comprising:
 - control means, adapted to receive a plurality of scale factor signals and a direction control signal, for providing a plurality of shift control signals which are respectively the complement of the scale factor signals when the direction control signal has a first binary value and which are respectively the same as the scale factor signals when the direction control signal has a second binary value;
 - one-bit-position rotate means, adapted to receive input data which are representative of the N-bit binary word and to receive the direction control signal, for rotating the input data by one bit position in the first direction when the direction control signal has the first value, and for providing the input data without rotation when the direction control signal has the second value; and
 - unidirectional shift/rotate means, connected to the control means so as to receive the plurality of shift control signals therefrom, connected to the one-bit-position rotate means so as to receive data therefrom, and adapted to receive a rotate control signal, for rotating in the first direction the data from the one-bit-position rotate means by the total number of bit positions specified by the shift control signals when the rotate control signal has a third binary value, and for shifting in the first direction the data from the one-bit-position rotate means by the total number of bit positions specified by the shift control signals when the rotate control signal has a fourth binary value, whereby output of the unidirectional shift/rotate means is representative of the input word shifted or rotated according to the scale factor signals, the direction control signal, and the rotate control signal.
 - 15. The circuit of claim 14 further comprising
 - (a) input means, adapted to receive the input word, for providing the input data which are representative of the input word; and
 - (b) output means, adapted to receive the output of the unidirectional shift/rotate means, for providing the input word rotated or shifted according to the scale factor signals, the rotate control signal, and the direction control signal.
- 16. A shift/rotate circuit as recited in claim 14 wherein the unidirectional shift/rotate means comprise a plurality of ranked levels including a first and a last level, each ranked level being adapted to receive incoming data, a respective one of the shift control signals, and the rotate control signal, each ranked level being responsive to the rotate control signal and to a respective one of the shift control signals, for rotating or for shifting the incoming data, depending upon the value of the rotate control signal, by a predetermined number of bit positions, depending upon the ranked level, when the respective shift control signal has a binary fifth value and for providing the incoming data without shift or rotation when the respective shift 60 control signal has a binary sixth value, each ranked level except the first being coupled to receive data from the immediately preceding level, the first ranked level being coupled to receive data from the one-bit-position rotate means, whereby the last ranked level provides the output that is representative of the input word shifted or rotated according to the scale factor signals, the rotate control signal, and the direction control signal.
 - 17. The circuit of claim 16 further comprising

- (a) input means, adapted to receive the input word, for providing the input data which are representative of the input word; and
- (b) output means, adapted to receive the output of the last ranked level, for providing the input word rotated 5 or shifted according to the scale factor signals, the rotate control signal, and the direction control signal.

18. A shift-rotate circuit as recited in claim 17 wherein the one-bit-position rotate means comprises:

N input conductors representing N bit positions including 10 ing a first and a last bit position;

Noutput conductors representing N bit positions including a first and a last bit position;

a plurality of first switch means, a respective one coupled between each input conductor and a corresponding output conductor representing a like bit position for transferring data signals on the input conductors to the corresponding output conductors in response to the second binary value of the direction control signal; 20 and a plurality of second switch means, a respective one coupled between each input conductor except the one representing the first bit position and an output conductor representing a bit position displaced by one position in the first direction from that represented by 25 the input conductor, and a respective one coupled between the input conductor representing the first bit position and the output conductor representing the last bit position, the second switch means transferring a data signal from the input conductor to the output 30 conductor coupled thereby in response to the first binary value of the direction control signal.

19. A shift/rotate circuit as recited in claim 18 wherein each level of the unidirectional shift/rotate means comprises:

N input conductors representing N bit positions including a first and a last bit position;

Noutput conductors representing N bit positions including a first and a last bit position;

- a plurality of third switch means, a respective one coupled between each input conductor and a corresponding output conductor of a like bit position for transferring data signals on the input conductors to the corresponding output conductors in response to the sixth binary value of the respective one of the shift control signal;
- a plurality of fourth switch means, a respective one coupled between each input conductor except the ones representing those bit positions which are less than a predetermined number of positions from the first bit position and an output conductor representing a bit position displaced by the predetermined number of positions in the first direction from that represented by the input conductor, the fourth switch means transferring a data signal from the input conductor to the output conductor coupled thereby in response to the fifth binary value of the respective one of the shift control signals; and

one or more fifth switch means, a respective one coupled between each input conductor representing a bit position which is less than the predetermined number of positions from the first bit position and an output conductor representing a bit position circularly displaced by the predetermined number of bit positions in the first direction from that represented by the input conductor, the fifth switch means transferring a data signal from the input conductor to the output conductor coupled thereby in response to the rotate control signal.

40

35

45

Sn.

55

ഹ