United States Patent [19]

Brodeur

- **SELF CALIBRATION OF A LORAN-C** [54] NAVIGATION RECEIVER
- Lester R. Brodeur, Nashua, N.H. Inventor: [75]
- Sanders Associates, Inc., Nashua, Assignee: [73] N.H.
- Appl. No.: 300,341 [21]
- Sep. 8, 1981 [22] Filed:

- Re. 31,254 [11] E May 24, 1983 [45] Reissued
- **References** Cited [56]

U.S. PATENT DOCUMENTS

- 3,941,984 3/1976 Chappell et al. 343/103
- Primary Examiner-Theodore M. Blum Attorney, Agent, or Firm-Louis Etlinger; Ronald Reichman

ABSTRACT [57]

A method for self calibration of a LORAN-C navigation receiver utilizing a microprocessor is disclosed wherein the time difference of signal arrival of master station pulse trains from a LORAN-C chain selected by group repetition interval (GRI) information input to the receiver becomes a frequency standard to which the output of an oscillator and counter internal to the receiver is compared to determine frequency error. The error is interpolated over each GRI and [a correction] factor is added or subtracted to each count output of time counts from the counter used to make time difference of signal arrival measurements are modified in accordance with the determined frequency error to achieve accurate time difference of signal arrival measurements.

Related U.S. Patent Documents

Reissue of:

[64]	Patent No.:	4,268,830 May 19, 1981	
	Issued:		
	Appl. No.:	28,143	
	Filed:	Apr. 9, 1979	

U.S. Applications: Division of Ser. No. 937,615, Aug. 28, 1978. [62]

[51]	Int. Cl. ³	
[58]	Field of Search	343/103, 105; 73/178 R;
f1		364/452

8 Claims, 16 Drawing Figures



1

U.S. Patent May 24, 1983 Sheet 1 of 8 Re. 31,254



FIG. I

-



FIG. IO





Re. 31,254 U.S. Patent May 24, 1983 Sheet 3 of 8



U.S. Patent May 24, 1983 Sheet 4 of 8 Re. 31,254







U.S. Patent May 24, 1983 Sheet 6 of 8 Re. 31,254



U.S. Patent May 24, 1983 Sheet 7 of 8 Re. 31,254



U.S. Patent May 24, 1983 Sheet 8 of 8 Re. 31,254







FIG. 12E

SELF CALIBRATION OF A LORAN-C NAVIGATION RECEIVER

Matter enclosed in heavy brackets [] appears in the 5 original patent but forms no part of this reissue specification; matter printed in italics indicates the additions made by reissue.

This is a division of application Ser. No. 937,615, filed 10 Aug. 28, 1978.

FIELD OF THE INVENTION

This invention relates to navigational equipment and more particularly to hyperbolic navigational equipment 15 peatability of within fifty feet. utilizing the time difference in the propagation of radio frequency pulses from synchronized ground transmitting stations.

2

The focus of all points on a LORAN-C chart representing a constant difference in distance from a master and a secondary station, and indicated by a fixed time difference of arrival of their 100 kilohertz carrier pulse chains, described a hyperbola. The LORAN-C navigation system makes it possible for a navigator to exploit this hyperbolic relationship and precisely determine his position using a LORAN-C chart. By using a moderately low frequency such as 100 kilohertz, which is characterized by low attenuation, and by measuring the time difference between the reception of the signals from master and secondary stations, the modern-day LORAN-C system provides equipment position location accuracy within two hundred feet and with a re-The theory and operation of the LORAN-C radio navigation system is described in greater detail in an article by W. P. Frantz, W. Dean, and R. L. Frank entitled "A Precision Multi-Purpose Radion Navigation 20 System," 1957 I.R.E. Convention Record, Part 8, page 79. The theory and operation of the LORAN-C radio navigation system is also described in a pamphlet put out by the Department of Transportation, U.S. Coast Guard, Number CG-462, dated August, 1974, and entitled "LORAN-C User Handbook". The LORAN-C system of the type described in the aforementioned article and pamphlet and employed at the present time, is a pulse type system, the energy of which is radiated by the master station and by each secondary station in the form of pulse trains which include a number of precisely shaped and timed bursts of radio frequency energy as priorly mentioned. All secondary stations each radiate pulse chains of eight discrete time-spaced pulses, and all master stations 35 transmit the same eight discrete time-spaced pulses but also transmit an identifying ninth pulse which is accurately spaced from the first eight pulses. Each pulse of the pulse chains transmitted by the master and secondary stations has a 100 kilohertz carrier frequency, so that it may be distinguished from the much higher frequency carrier used in the predecessor LORAN-A system. The discrete pulses radiated by each master and each secondary LORAN-C transmitter are characterized by an extremely precise spacing of 1,000 microseconds between adjacent pulses. Any given point on the precisely shaped envelope of each pulse is also separated by exactly 1,000 microseconds from the corresponding point on the envelope of a preceding or subsequent pulse within the eight pulse chains pulses. To insure such precise time accuracy, each master and secondary station transmitter is controlled by a cesium frequency standard clock and the clocks of master and secondary stations are synchronized with each other. As mentioned previously, LORAN-C receiving equipment is utilized to measure the time difference of arrival of the series of pulses from a master station and the series of pulses from a selected secondary station, both stations being within a given LORAN-C chain. This time difference of arrival measurement is utilized with special maps having time difference of arrival hyperbola information printed thereon. These maps are standard LORAN-C hydrographic charts prepared by the U.S. Coast Guard and the hyperbola curves printed thereon for each secondary station are marked with time difference of arrival information. Thus, the difference in time arrival between series of pulses received from a master station and selected ones of the associated

BACKGROUND OF THE INVENTION

Throughout maritime history navigators have sought an accurate reliable method of determining their position on the surface of the earth and many instruments such as the sextant were devised. During the second world war, a long range radio-navigation system, LO- 25 RAN-A, was developed and was implemented under the auspices of the United States Coast Guard to fulfill wartime operational needs. At the end of the war there were seventy LORAN-A transmitting stations in existence and all commercial ships, having been equipped 30 with LORAN-A receivers for wartime service, continued to use this navigational system. This navigational system served its purpose but shortcomings therein were overcome by a new navigational system called LORAN-C.

Presently, there are eight LORAN-C multi-station transmitting chains in operation by 1980. This new navigational system will result in an eventual phase-out of the earlier LORAN-A navigational system.

LORAN-C is a pulsed low-frequency (100 kilohertz), 40 hyperbolic radio navigation system. LORAN-C radio navigation systems employ three or more synchronized ground stations that each transmit radio pulse chains having, at their respective start of transmissions, a fixed time relation to each other. The first station to transmit 45 is referred to as the master station while the other stations are referred to as the secondary stations. The pulse chains are radiated to receiving equipment that is generally located on aircraft or ships whose position is to be accurately determined. The pulse chains transmitted by 50 each of the master and secondary stations is a series of pulses, each pulse having an exact envelope shape, each pulse chain transmitted at a constant precise repetition rate, and each pulse separated in time from a subsequent pulse by a precise fixed time interval. In addition, the 55 secondary station pulse chain transmissions are delayed a sufficient amount of time after the master station pulse train transmissions to assure that their time of arrival at receiving equipment anywhere within the operational

area of the particular LORAN-C system will follow 60 receipt of the pulse chain from the master station.

Since the series of pulses transmitted by the master and secondary stations is in the form of pulses of electromagnetic energy which are propagated at a constant velocity, the difference in time of arrival of pulses from 65 a master and a secondary station represents the difference in the length of the transmission paths from these stations to the LORAN-C receiving equipment.

3

secondary stations must be accurately measured to enquiring no calibration of the receiver oscillator/clock. able the navigator to locate the hyperbola on the chart Four thumbwheel switches on my Loran-C equiprepresenting the time difference measured. By using the ment are used by the operator to enter the group repetitime difference of arrival information between a master tion interval information for a selected Loran-C chain station and two or more secondary stations, two or covering the area within which the Loran-C equipment more corresponding hyperbolae can be located on the is being operated. This information entered via the chart and their common point of intersection accurately thumbwheel switches is used in the process of locating identifies the position of the Loran-C receiver. It is clear the signals from the master and secondary stations of that any inaccuracies in measuring time difference of the chosen Loran-C chain and providing an output. arrival of signals from master and secondary transmit-10 The receiver of my equipment receives all signals that ting stations results in position determination errors. appear within a small bandwidth centered upon the 100 This requires that oscillators internal to the Loran-C KHz operating frequency of the Loran-C network. A receiver be calibrated frequently in order to avoid meashift register clocked at 100 KHz is coupled with logic surement errors caused by oscillator inaccuracy. 15 circuitry continuously check all received signals to There are other hyperbolic navigation systems in search for the unique pulse trains transmitted by Loranoperation around the world similar to Loran-C, and C master and secondary stations. The microprocessor with which my novel receiver can readily be adapted to and other circuits internal to my novel Loran-C equipoperate by one skilled in the art. There is a Loran-D ment analyze outputs from the register and associated system utilized by the military forces of the United logic circuitry indicating that signals from master or 20 States, as well as the aforementioned Loran-A system. secondary stations have been received to first determine Others are DECCA, DELRAC, OMEGA, CYTAC, which received signals match the group repetition inter-GEE and the French radio WEB, all of which operate val rate for the selected Loran-C chain. Once the rein various portions of the radio frequency spectrum and ceiver has identified the pulse trains from the selected provide varying degrees of positional accuracy. master station and can predict future receipt of same, Loran-C receiving equipment presently in use is relathe microprocessor causes other circuitry to go into a tively large in size, heavy, requires relatively expensive fine search mode. oven controlled crystal oscillators, requires frequent In the fine search mode the microprocessor enables a calibration, and requires relatively large amounts of phase-lock-loop made up of a computer program and power. In addition, present Loran-C receivers are relaother circuitry including a cycle detector to analyze tively expensive and, accordingly, are found only on and locate the third cycle positive zero crossing point of larger ships and aircraft. Due to the cost size, weight, each received master station pulse. In the event the and power requirements of present Loran-C receiving third cycle positive zero crossing of each master station equipment, such equipment is not in general use on pulse is not located at the time calculated by the microsmall aircraft, fishing boats and pleasure boats. In addiprocessor, the cycle detector provides outputs used by 35 tion, Loran-C receiving equipment presently in use the microprocessor to determine whether multiples of required anywhere from five to ten minutes to warm up 10 microseconds should be added to or subtracted from and provide time difference measurement information. the calculated time. The microprocessor then repeats The signals presently received by LORAN-C navigathe fine search mode analyzation process. This analyzation receivers have very low signals to noise ratios and 40tion process and revising the calculated time is repeated it is difficult to locate the third cycle positive zero crossusing feedback from the cycle detector until the third ing conventionally used in making the time difference cycle positive zero crossing of each pulse of the master measurements between signals received from the master station pulse train is located. and secondary stations. This problem is exacerbated by Once the third cycle positive zero crossing of each noise generated within the circuitry of LORAN-C navi- 45 pulse from the master transmitting station of the segation receivers and particularly in the front end cirlected Loran-C chain is located, the receiver operates to cuitry in the signal path immediately following the locate the associated secondary stations. The microprocessor creates a small number of time bins between receiver antenna. the arrival of each pulse train from the master station Thus there is a need in the art for improved circuitry and creates a coarse histogram by putting a count in an and techniques to minimize the noise internally gener-50 appropriate bin when a secondary station signal is deated or to minimize the effect of noise generated intertected. Once particular bins are found to contain counts nal to LORAN-C receivers. It is a feature of this invenrepresenting receipt of signals from secondary stations, tion to minimize the effect of noise generated internally the microprocessor breaks those particular bins down to a receiver by averaging out the noise. into a large number of time bins creating a fine histo-There is also a need in the art for inexpensive oscilla- 55 gram to more closely determine the time of signal artors within LORAN-C receivers that never require rival of secondary station signals. The cycle detector is calibration yet the operation of the receivers is as if the then utilized in conjunction with the microprocessor in oscillators are as accurate as a laboratory standard oscila phase-lock-loop made to identify the third cycle posilator. Such oscillators increase the accuracy and reliability of navigation information output from the re- 60 tive zero crossing of each received pulse from a secondary station. ceiver. The microprocessor then makes accurate time differ-SUMMARY OF THE INVENTION ence of arrival measurements between the time of arrival of signals from the master station and the second-The foregoing needs of the prior art are satisfied by ary stations. The equipment operator utilizes other my novel Loran-C receiver, I eliminate much of the 65 thumbwheel switches to indicate secondary stations, complex and costly automatic acquisition and tracking the time difference of signal information which is to be circuitry in prior art Loran-C navigation receivers and visually displayed. The operator of the Loran-C equip-

receiver using relatively little electrical power and re-

provide a small, light weight, relatively inexpensive

5

ment plots these visual read-outs on a Loran-C hydrographic chart to locate the physical position of the Loran-C receiver on the surface of the earth.

Our novel Loran-C navigation receiver need never have its internal oscillator calibrated unlike prior art 5 receivers. The microprocessor, having the GRI input thereto by the receiver operator, thereby knows how many cycles of the internal oscillator must occur within the cesium clock standard GRI between two consecutive received master station pulse trains. Any error is 10 noted and interpolated over the GRI period and correction factors are added or subtracted to internal circuit clock counts of interest to thereby achieve highly accurate time difference of signal arrival measurements.

The Applicant's novel Loran-C navigation receiver 15 will be better understood upon a review of the detailed description given hereinafter in conjunction with the drawing in which:

6

shown in FIG. 2, and each of the eight pulses is also spaced exactly 1,000 microseconds apart. The pictorial representation of the pulses transmitted by the master station and the three secondary stations X, Y and Z associated therewith shown in FIG. 3 shows that the pulse trains never overlap each other and all are received within the group repetition interval. FIG. 3 also shows a representative time difference of arrival of the pulse train from each of the secondary stations with respect to the master station. These time difference of arrival figures are designated Tx, Ty and Tz and are the time differences measured using my receiver.

It is to be recognized that the time difference of arrival between reception of the pulse train from the master station and the pulse trains from each of the X, Y and Z secondary stations will vary depending upon the location of the LORAN-C receiving equipment with the coverage area for a LORAN-C chain. In addition, the signal strength of the received signals from the 20 master and secondary stations will also vary depending upon the location of the receiving equipment, as represented by the different heights of the representative pulse lines shown in FIG. 3. The delayed or spaced ninth pulse of each master 25 station not only identifies the pulse train as being from a master station, but the ninth pulse is also turned on and off by the Coast Guard in a "blink" code, well known in the art, to indicate particularly faulty secondary stations in a LORAN-C chain. These "blink" codes are published by the Coast Guard on the LORAN-C charts. In World War II when the LORAN-C systems were installed, carrier phase coding was used as a military security method, but after the war when the need for military security ceased, the phase coding was called a skywave unscrambling aid. In skywave unscrambling the 100 KHz. carrier pulses from the master station and the secondary stations in a LORAN-C chain are changed in phase to correct for skywave interference in 40 a manner well known in the art. Skywaves are echoes of the transmitted pulses which are reflected back to earth from the ionosphere. Such skywaves may arrive at the LORAN-C receiver anywhere between 35 microseconds to 1,000 microseconds after the ground wave for the same pulse is received. In the 35 microsecond case, the skywave will overlap its own groundwave while in the 1,000 microsecond case the skywave will overlap the groundwave of the succeeding pulse. In either case the received skywave signal has distortion in the form of fading and pulse shape changes, both of which can cause positional errors. In addition, a skywave may be received at higher levels than a ground wave. To prevent the long delay skywaves from affecting time difference measurements, the phase of the 100 KHz. carrier is changed for selected pulses of a pulse train in accordance with a predetermined pattern. These phase code patterns are published by the Coast Guard on the LO-**RAN-C** charts. The exact pulse envelope shape of each of the pulses transmitted by all master and secondary stations is also very carefully selected to aid in measuring the exact time difference in arrival between a pulse train from a master station and a pulse train from a secondary station as is known to those skilled in the art. To make exact time difference measurement, one method the prior art teaches is superpositions matching pulse envelopes of pulses from a master station and a selected secondary station. Another method which we also utilize, is detec-

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a general block diagram of the Applicants' Loran-C navigation receiver;

FIG. 2 shows the shape of each pulse of the pulse trains transmitted by all Loran-C master and secondary stations;

FIG. 3 is a graphical representation of the pulse trains transmitted by the master and secondary stations within a Loran-C chain;

FIG. 4 is a representation of a portion of a Loran-C navigation chart;

FIGS. 5, 6, 7, 8 and 9 are detailed block diagrams of the Applicants' navigation receiver;

FIG. 10 is a detailed block diagram of the smart shift register shown in FIG. 5;

FIG. 11 shows the manner in which FIGS. 5, 6, 7, 8 35 and 9 should be arranged with respect to each other when reading the detailed description; and FIGS. 12A-12E show signals within the cycle detector.

GENERAL DESCRIPTION

To understand the general or detailed operation of our novel Loran-C receiver, it is best to first understand the makeup of the signals transmitted by Loran-C stations and being received by our novel receiver. Repre- 45 sentations of these signals are shown in FIGS. 2 and 3 which will now be discussed.

All master and secondary stations transmit groups of pulses as briefly mentioned above, at a specified group repetition interval which is defined as shown in FIG. 3. 50 Each pulse has a 100 KHz carrier and is of a carefully selected shape shown in FIG. 2. For each Loran-C chain a group repetition interval (GRI) is selected of sufficient length so that it contains time for transmission of the pulse chains from the master station and each 55 associated secondary station, plus time between the transmission of each pulse train from the master station so that signals received from two or more stations within the chain will never overlap each other when received anywhere in the Loran-C chain coverage area. 60 Each station transmits one pulse chain of eight or nine pulses per GRI as shown in FIG. 3. The master station pulse chain consists of either pulses, each shaped like the pulse shown in FIG. 2, with each of the eight pulses spaced exactly 1,000 microseconds apart, and with a 65 ninth pulse spaced exactly 2,000 microseconds after the eighth pulse. The pulse chain for each of the secondary stations X, Y and Z contains eight pulses shaped as

tion of a specific zero-crossing of the 100 KHz carrier of the master and secondary station pulses.

Now that the reader has an understanding of the nature of the signals transmitted by the Loran-C master and secondary stations and how they are used for navigation purposes, the reader can better understand the operation of our novel Loran-C receiver which will now be described

In FIG. 1 is seen a general block diagram of our novel Loran-C navigation equipment. Fiter and preamplifier 1 10 and antenna 2 are of a conventional design of the type used in all Loran-C receivers and is permanently tuned to a center frequency of 100 KHz, which is the operating frequency of all Loran-C transmitting stations. Filter 1 has a bandpass of 20 Kilohertz. Received signals 15 are applied via inverting amplifier 81 to cycle detector 82 and to zero crossing detector 6. The signal input to zero crossing detector 6 is first amplitude limited so that each cycle of each pulse is represented by a binary one and each negative half 20 cycle is represented by a binary zero. The leading or positive edge of each binary one exactly corresponds to the positive slope of each sine wave comprising each pulse. Thus, detector 6 is a positive zero-crossing detector. As will be described in detail further in this specifi- 25 cation logic circuit 16 also provides an input to zero crossing detector 6, not shown in FIG. 1, which sets a 10 microsecond window only within which the leading edge of each binary 1 may be detected. The end result is that only the positive zero-crossing of the third cycle 30 of each pulse of the train pulse trains transmitted by each Loran-C station is detected and an output provided by detector 6.

8

occurrence. It should be noted that clock/counter 7 also has an input to multiplexer 8 so that microprocessor 9 can keep track of continuous running time as indicated by recycles of counter 7.

Thumbwheel switches 11 are used to input the GRI of a selected Loran-C chain to the receiver. The output of thumbwheel switches 11 are also input to multiplexer 8 to apply the GRI of the selected Loran-C chain to microprocessor 9.

With the various types of information being input to microprocessor 9 via multiplexer 8 from the circuits previously described, microprocessor 9 determines when received signals are from the master and secondary stations of the selected Loran-C chain. Once microprocessor 9 closely locates the signals from the selected master station, as determined by a match of the GRI number input thereto via thumbwheel switches 11 with the difference in time of receiving each pulse train transmitted by the master station of the selected chain, the receiver goes into a fine search mode utilizing a phaselock-loop implemented with a computer program in microprocessor 9 and the loop being closed by an input from cycle detector 82 to locate the desired radio frequency carrier third cycle positive zero crossing in conjunction with zero crossing detector 6. The receiver then switches to locate the secondary station signals of the selected chain. To locate the secondary stations microprocessor 9 creates first a coarse histogram and then a fine histogram by storing the time of receiving all secondary station signals in time slot bins created by the microprocessor in its own memory between the arrival of any two consecutive master station pulse trains. When signals from the secondary stations of the selected Loran-C chain are located by secondary station signal counts appearing in the coarse histogram time slot bins at the same rate as the GRI of the selected Loran-C chain, the microprocessor 9 creates a fine

It can be seen that latch 5 has its input from zero crossing detector 6. Clock/counter 7 is a crystal con- 35 trolled clock which is running continuously while my novel Loran-C receiver is in operation. The count present in counter 7 at the moment that zero crossing detector 6 indicates a third cycle positive zero crossing is stored in latch 5, the contents of which are then applied 40 to multiplexer 8. Multiplexer 8 is a time division multiplexer used to multiplex the many leads from logic circuit 16, logic circuit 4, cycle detector 82, latch 5, clock/counter 7, and thumbwheel switches 11 and 12, through to microprocessor 9. The count in latch 5 indi- 45 cates to microprocessor 9 the time at which each positive zero crossing is detected. The signal input to smart shift register 3 from detector 6 is a pulse train of 1's and 0's, which is shifted through the shift register digital delay line which is 50 trains. taped at 1 millisecond invervals. Because of the logic circuits connected to each tap thereof, only the pulse trains from Loran-C master and secondary stations will result in outputs from the logic circuits of register 3. The logic circuits within register 3 are used to analyze 55 the contents of the shift register delay line to first determine if the signals represent a pulse train from a Loran-C master or secondary station, and secondly to indicate the particular phase coding of the signals being received. Logic circuit 4 stores information from register 60 3 indicating whether a pulse train is from a master or a secondary station and further indicating the particular phase code transmitted. This information stored within logic circuit 4 is applied to microprocessor 9 via multiplexer 8 for use in processing received Loran-C signals. 65 At the same time that information is stored within logic circuit 4, detector 6 causes latch 5 to store the present count in clock/counter 7 which indicates the time of

histogram having time slot bins of shorter time duration. In this manner microprocessor 9 closely determines the time of arrival of pulse trains from the secondary stations of the selected Loran-C chain.

Once microprocessor 9 closely determines the time of receiving secondary station signals and can calculate the time of receipt of subsequently received secondary station pulse trains, the microprocessor causes the receiver to go into a fine search mode utilizing the same phase-locked-loop arrangement generally described above to accurately locate the third cycle positive zero crossing of each pulse of the secondary station pulse trains.

Again, control circuit 76 is provided to monitor the level of the received radio frequency signal and automatically adjust the gain of inverting amplifier 81. Logic circuit 16 also controls the inverting operation of amplifier 81 to periodically switch the phase of signals applied via amplifier 81 to the remainder of the receiver circuitry to remove the effects of noise internal to the receiver.

Once microprocessor 9 functioning with the other circuits in our Loran-C receiver has located and locked onto the pulse trains being transmitted by the master and secondary stations of the selected Loran-C chain, it makes the desired time difference of arrival measurements that are required in Loran-C operation. Microprocessor 9 then causes a visual indication to be given via display 12. The output information is platted on a Loran-C hydrographic chart in a well-known manner to locate the physical position of the Loran-C receiver.

9

There are lamps 70 through 75 on the front panel of the receiver which initially all flash on and off when the receiver is first turned on. As the signals of the master and each secondary station of the selected Loran-C chain are located and it is determined by microprocessor 9 that each station's signals can be utilized to make accurate time difference of signal arrival measurements, the lamp associated with that station is changed to be lit steady. This gives an indication to the receiver operator of the confidence he may have in selecting stations with 10 switches 11 to make time difference of signal arrival measurements.

The oscillator internal to our Loran-C receiver never needs calibration, unlike prior art receivers. Microprocessor 9 knows exactly the time difference of signal 15 arrival of the pulse trains from the master station of the selected chain because of the GRI input thereto via switches 11. This information is compared with the output of a master oscillator within the receiver to determine the frequency error of the oscillator. Micro- 20 processor 9 then interpolates the error over the time period between receipt of signals from the master station and a correction factor is added or subtracted to internal clock indications of time of receipt of all pulses from the master and secondary stations to thereafter 25 make accurate time difference of signal arrival measurements. Other interpolation techniques may also be utilized as known in the art to eliminate the effect of clock inaccuracy. When a count output of the receiver clock equals the actual 30 GRI figure input to the receiver by the operator when the clock is accurate, the interpolation is accomplished by multiplying time difference measurement made using the clock by a fraction made up of the actual GRI figure and a measured GRI which is the clock count between, e.g., two 35 successive received master station pulse trains, with the actual GRI being in the numerator or denominator of the fraction depending on if the clock count for the measured GRI is respectively less than or greater than the actual GRI. The resultant is the actual measured time difference 40 of signal arrival.

10

small vertical lines each represent a pulse waveform such as shown in FIG. 2. The height of the vertical lines represents the relative signal strength of the pulses as received at a Loran-C receiver. It can be seen that the signal strength of the pulses from the master station and each of the secondary stations are not identical.

It can be seen in FIG. 3 that the group repetition interval (GRI) is defined as the period between the first pulses of two consecutive master station pulse trains for a given LORAN-C chain. This information is found on standard LORAN-C hydrographic charts and is used to calibrate the oscillator in my novel LORAN-C receiver as will be described in greater detail further in this specification.

In a manner well known in the art, LORAN-C receiving equipment is used to measure the time difference of arrival between the pulse train from a master station pulse train and the pulse trains from two or more secondary stations associated with the master station. This time difference of arrival information is shown on FIG. 3 as T_x , T_y , and T_z . In FIG. 4 is shown a representative figure of a LO-RAN-C hydrographic chart. On this chart are shown three sets of arcuate curves, each set of curves having a five digit number thereon and suffixed by one of the letters, x, y or z. The numbers directly correspond to the time difference of arrival information T_x , T_y and T_z shown in FIG. 3 and measured by a LORAN-C receiver. In FIG. 3 the particular secondary station with which a set of the arcuate curves is associated is indicated by the suffix, x, y, or z after the numbers on the curves.

LORAN-C charts show land masses such as island 80 on FIG. 4. For an example, the operator of my LO-RAN-C receiver located on boat 81 near island 80 would measure the time difference of arrival information between the master station and at least two of the three secondary stations in the LORAN-C chain. The operator, in making a measurement with respect to the X secondary station would measure 379000 on my LO-RAN-C receiver. As can be seen in FIG. 4, the line of position (LOP) 379000 is shown passing through boat 81. In a similar manner, the operator would measure the 45 time difference arrival information with respect to the Y secondary station and would come up with the number 699800 on the receiver. Again, the LOP for this receiver reading passes through boat 81. If the operator of the LORAN-C receiver measures the time difference of arrival information with respect to the Z secondary station the reading would show 493500 and the LOP for this reading also passes through boat 81. Thus, the operator can accurately fix the position of boat 81 on the LORAN-C chart. From this position information on the map of FIG. 4, boat 81 may, for example, be accurately navigated toward harbor 82 of island 80. It will be noted that the sample LORAN-C chart shown in FIG. 4 has only five digits on each LOP, but my LORAN-C receiver, has six digits. The lowest order or sixth digit is used to interpolate between two LOPs on the LORAN-C chart in a manner well known in the art. In the simple example given above, boat 81 is located exactly on three LOPs so no interpolation need be done to locate a LOP between those shown on the chart of FIG. 4. Thus, it should be noted that the six digit numbers obtained utilizing my equipment each included an extra zero suffixed to the end of the five digit LOP numbers shown on the LORAN-C chart. A

DETAILED DESCRIPTION

Turning now to describe in detail the operation of our novel Loran-C equipment.

In FIG. 2 is seen the shape or waveform of every pulse transmitted by both master and secondary Loran-C stations. The waveform of this pulse is very carefully chosen to aid in the detection of the third carrier cycle zero crossing in a manner well known in the art. One 50 method known in the art is to take the first derivative of the curve represented by the envelope of the pulse shown in FIG. 2, and this first derivative clearly indicates a point at 25 microseconds from the beginning of the pulse. The next zero crossing following this indica-55 tion is the desired zero crossing of the third cycle of the carrier frequency. Similar to the prior art method just described, our novel Loran-C receiver detects the third zero crossing for each pulse of the master station and each secondary station. The precise time difference of 60 arrival measurements to be made utilizing a Loran-C receiver are made by measuring the third cycle zero crossing of the fifth pulse of the master station pulse train and the third carrier cycle zero crossing of the fifth pulse of the manually selected secondary station. 65 In FIG. 3 is shown a representation of the nine pulse and eight pulse signals transmitted by a master station and the secondary stations of a Loran-C chain. The

11

sixth digit other than zero on the receiver would require interpolation between the LOP lines on the chart.

In FIGS. 5, 6, 7, 8 and 9 is shown a detailed block diagram schematic of our novel Loran-C receiver which will now be described in detail. FIGS. 5, 6, 7, 8 and 9 should be arranged as shown in FIG. 11 to best understand the description found hereinafter.

Loran-C signals are received via antenna 2 and preamplifier 1 in a manner well known in the art. Interference caused by miscellaneous radio frequency signals 10 and signals from other navigational systems are essentially eliminated by filter 1 which utilizes filters having a 20 KHz bandwidth centered on 100 KHz with a sharp drop-off at either side of this band. Filter 1 is of a conventional design and is not described in further detail 15 8. Integrated circuit multiplexers are avilable on the herein. Similarly, the choice of antenna 2 and/or the design thereof is also well known in the art and is not disclosed herein in detail for the purpose of not cluttering up the specification with details that are well known in the art and would detract from an understanding of 20 the invention. The output from filter 1 is the undemodulated 100 KHz radio frequency signal and is applied to inverting amplifier 81. When our novel Loran-C equipment is initially placed in operation, it is in a coarse search mode 25 wherein it is only trying to generally locate the pulse trains from the master and secondary stations of the selected chain. This function is accomplished by smart shift register 3 as now described. Limiter 17 in detector 6 hard limits the radio frequency signals input thereto 30 from amplifier 81 so that only a chain of binary 1's is output from the limiter and input to register 3. Each of the binary 1's output from limiter 17 corresponds either to a spurious signal pulse or to each cycle of each pulse in the pulse trains from the master and secondary sta- 35 tions. These pulses are applied to smart shift register 3 which is shown in block diagram form in FIG. 5, but is shown in detail in FIG. 10 and will be described in detail further in this specification. Smart shift register 3 is made up of a number of seri- 40 ally connected shift registers operating as a delay line. These shift registers store a window time sample of all received signals which are analyzed by logic circuits to determine if the signal stored in the shift registers represents a pulse train from a Loran-C master or secondary 45 station. Due to the clocking or shifting of register 3, the sample moves in time corresponding to the time rate of receipt of Loran-C signals. The logic gates connected to various stages of shift registers are used to analyze the signals stored in the register at any point in time to 50 determine if the stored signal is from a master or secondary station and to determine if the received signals have what is referred to as A or B phase coding. These phase codes are well known to those skilled in the art. Upon smart shift register 3 determining that a pulse 55 train has been received from a master or secondary station, the internal logic gates, which are described in greater detail further in the specification, apply an output signal on one of leads MA, MB, SA, or SB, indicating if the signal is from a master or secondary station 60 and the particular phase coding thereof. The signal indication is stored in latch 21 which is connected to an input of multiplexer 8. In addition, the last named signal output from register 3 is applied via OR gate 22 and AND gate 98 to the SET input of flip-flop 23 to place 65 this flip-flop in its set state with its 1 output high. The 1 output of R/S flip-flop 23 is applied via OR gate 24 to clocking input CK of latch 5. This causes latch 5 to

12

store the contents of binary counter 26 in clock/counter 7 at the moment in time that it is determined that signals have been received from a master or secondary station. The contents stored in latch 5 are applied to multiplexer 8 to be input to microprocessor 9 and used in locating signals from the selected master and secondary stations. Multiplexer 8 in FIG. 6 is required to input signals to microprocessor 9 in FIG. 7 due to the limited number of input terminals to microprocessor 9 and the large number of leads having signals which must be applied to the microprocessor. Multiplexer 8 accomplishes this task utilizing time division multiplexing techniques. The signals input to multiplexer 8 from microprocessor 9 on leads 40 are used to control the operation of multiplexer market but may also be made up of a plurality of two input logic AND gates, one input of each of which is connected to the leads on which are signals to be multiplexed, and the other input of each of which is connected to a clock and counter arrangement which causes ones or groups of the logic gates to have their other inputs sequentially energized in a cyclic manner. Following microprocessor 9 receiving the contents of latch 5 via multiplexer 8, indicating the time of receipt of a pulse train from a master or a secondary station, the microprocessor outputs a signal on LATCH RESET which is applied to latches 21 and 5 to clear the information stored therein in preparation of storing a subsequent clock count indicating receipt of a master or secondary station signal. In addition, the LATCH

RESET is used to return flip-flop 23 in its reset state. As clock signals input to microprocessor 9 represent the receipt of master and secondary station signals from more than one Loran-C station chain, microprocessor 9 required an input from the equipment operator using thumbwheel switches 11 to indicate a particular Loran-C chain of interest. The operator first consults a Loran-C hydrographic chart published by the U.S. Coast Guard and finds the group repetition interval (GRI) for the Loran-C station chain of interest and then enters the GRI via switches 11. Microprocessor 9 is working in a coarse search mode at this point in operation of the receiver and stores the time of receipt of all master station signals which are compared to the GRI to identify which master station signals are from the selected Loran-C chain. With the stored time information for the desired master station microprocessor 9 can calculate the future time of receipt of signals from that master station. When the desired master station signals are being received at the calculated times, microprocessor 9 causes the receiver circuitry to go into a fine search mode utilizing a phaselocked loop technique employing computer program and the loop is closed by cycle detector 82 and circuitry including logic circuit 16 and zero crossing detector 6.

In the fine search mode of operation which is the same for master and secondary stations, but is now described only for receipt of the master station signal, microprocessor 9 calculates a time 955 microseconds before the time of receipt of the next master station pulse train. This calculated time, called pretime, is output from microprocessor 9 on its Pre-Time and ϕ Code output and applied to the input of latch control 15. Microprocessor 9 also energizes its LATCH SELECT output to enable latch 15 to store the pretime present at its input. In addition, microprocessor 9 applies the phase code of the next received master signal to parallel to serial converter and energizes its load input to place the

13

phase code in converter 35. In the fine search mode comparator 14 is enabled to compare the pretime stored in latch 15 with the Real Time count which is output from binary counter 26 in clock/counter 7. Upon there being a match between the Real Time count and the 5 pretime, there is an output from comparator 14 to flipflop 66 in logic circuit 16 placing the flip-flop in its reset state. Flip-flop 66 had placed in its one state priorly, as described further on, and its one output was high. This one output is connected to the preset to zero inputs PS 10 of counter 34, pulse counter 38, timer 39 and also applied to gain control 76 to enable it to function. The PS inputs of circuits 34, 38 and 39 being high, not only preset them to zero but disabled them from operating. With comparator 14 now placing flip-flop 66 in its reset 15 or zero state, circuits 34, 38, 39 and 76 are enabled to operate. Counter 34 starts counting up to 9999, which is a one millisecond total, and various stages of this counter are connected to other circuits. The full or one millisecond 20 count occurs for each pulse of the master station pulse train being received and is input to pulse count circuit 38 which is thereby incremented one count as each pulse is received, up to a maximum of nine pulses. Circuit 38 thus keeps track of which pulse is being received 25 and applies this information via multiplexer 8 to microprocessor 9 which then knows when to clear various circuits and prepare them for the next received master station pulse train. Upon circuit 38 achieving a full nine count it applies a signal to the set input 5 of flip-flop 66 30 to place it in its one state and preset circuits 34, 38 and 39 and disable circuits 34, 38, 39 and 76. Counter 34 applies outputs to OR gates 88 and 89 in cycle detector 82 to identify two search windows used in locating the third cycle positive zero crossing of each 35 pulse. There are three other outputs from counter 34 which are applied to the clocking input CK of flip-flops 42, 43, and 44. These flip-flops are used to take samples 65.0 microseconds, 58.8 microseconds and 52.5 microseconds before the third cycle positive zero crossing of 40 each pulse to determine if there is another signal occurring in time before the signal whose arrival is calculated by microprocessor 9. This is done because the receiver may have locked onto a sky wave and the desired ground wave will be detected ahead of the calculated 45 signal. Three samples are taken in case one sample occurs at a zero crossing or in case the sky wave and ground wave interfere producing a null at one sample point. If microprocessor 9 determines from these samples prior in time to the calculated signal that there is an 50 earlier signal having the same GRI, the microprocessor subtracts 40 microseconds from the calculated time and the procedures are repeated. This continues until no signal having the same GRI is detected prior to the calculated time of arrival, thereby indicating that the 55 the invention. receiver has located and is locked onto the ground wave.

14

point, cycle-by-cycle basis to produce an RF output signal having a different waveform but of the same frequency as the input signals. The signals input to summing circuit 85 are shown in FIG. 12D, while the signal output from summing circuit 85 is shown in FIG. 12E. In FIG. 12D, the sinusoidal signal designated by waveform envelope 98 has the same envelope shape and same **RF** phase as the received **RF** Loran-C signal. Variable resistor 84 attenuates the received and undemodulated signal to produce the signal represented by waveform 100. Five microsecond delay circuit 83 delays the whole received signal by 5 microseconds while introducing little or no loss and the signal output from the circuit is represented by the sinusoidal signal having the waveform 100. The adjustment of variable resistor 84 is de-

scribed hereinafter.

While variable resistor 84 and delay line 83 are disclosed as the preferred embodiment for long-term circuit stability and to produce the signal 98 and 100 having the relationship shown in FIG. 12D, many other circuit arrangements may be employed to achieve the same result. The same result may be accomplished with active and passive components in both paths.

Summing circuit 85 processes or algebraically combines the two RF signals 98 and 100 input thereto on a point-by-point, cycle-by-cycle basis in a subtractive manner, due to these two signals being 180° out of phase with each other, to produce an output signal having the waveform 101 shown in FIG. 12E. It may be seen that the instantaneous carrier frequency of the output signal 101 is the same as the frequency of the two signals input to summing circuit 85. However, up to time T_x , the output signal 101 is in phase with signal 98, but thereafter undergoes a 180° phase shift and signal 101 is then in phase with signal 100. The phase is determined by which of the two signal inputs to summing circuit 85 has the greater amplitude and the phase change point is therefore adjustable by the setting of variable resistor 84. Variable resistor 84 is adjusted so that the amplitudes of signals 98 and 99 cross each other at point 99 which needs only be within the negative portion of the third carrier cycle of undelayed signal 98. Prior in time to point 99, which corresponds to time T_x , the amplitude of each cycle of signal 98 is greater than the amplitude of each cycle of signal 100, and this causes output signal 101 from summing circuit 85 to be in phase with signal 98. After time T_x , however, the amplitude of each cycle of signal 100 is greater than the amplitude of each cycle of signal 98 and output signal 101 is in phase with signal 100 as shown. Variable resistor 84 is adjusted to cause the phase reversal to take place during the 5 microsecond duration of the negative half of the third received Loran-C cycle and more particularly, to point 99 as shown in FIG. 12D in this embodiment of In practice, however, variable resistor 84 may be adjusted such that the crossover point 99 of signals 98 and 100 in FIG. 12D occurs anywhere within plus or minus 2.5 microseconds of time T_x . This is any time

Once the ground wave is locked onto the third cycle positive zero crossing must be located for each pulse of the master station pulse trains. This is primarily the 60 during the negative half cycle of the third full cycle of signal 98. function of cycle detector 82 and zero-crossing detector Signal 101 in FIG. 12E is output from summing cir-6. cuit 85 and applied to limiter 86 which converts the In cycle detector 82 each received signal in its RF radio frequency signal to a square wave by clipping the microsecond delay line 83 and to variable resistor 84 of 65 signal amplitude in a well-known manner to produce the binary waveform shown in FIG. 12A. The phase reversal which occurs at time T_x is also shown in this figure.

state from inverter 81 is applied undemodulated to 5 cycle detector 82. The output of delay circuit 83 and resistor 84 are input to summing circuit 85 which sums the two RF signals being input thereto on a point-by-

15

The binary signal output from limiter 86 is input to exclusive OR gate 87. There is a second input to exclusive OR gate 87 from logic cirucit 16. The waveform of this clock signal is shown in FIG. 12B. This clock signal is 100 KHz and includes phase code reversals (not 5 shown) so that phase code phase shifts are removed and do not affect the operation of other circuitry in cycle detector 82. Exclusive OR gate 87 operates in a manner well known in the art and prior to time T_x when the signals input to gate 87 as shown in FIG. 12A and FIG. 10 12B are in phase with each other, there is no output from gate 87. However, after time T_x due to the phase reversal created by the action of summing circuit 85, it may be seenin FIG. 12A and 12B that the signals input to gate 87 are no longer in phase with each other. As a 15 result, starting at time T_x , the output of exclusive OR gate 87 goes high as shown in FIG. 12C. The high output from gate 87 is applied to counter enable input CE of counter 90 to enable this counter to operate in response to start and stop signals which will be de- 20 scribed hereinafter. As mentioned briefly heretofore the Loran-C receiver equipment including microprocessor 9 locates the transmissions from the master and each of the secondary stations from a selected Loran-C transmitter 25 chain. After locating the signals transmitted by the master and secondary stations of the selected Loran-C chain at the GRI rate, microprocessor 9 calculates the expected time of arrival of subsequent received signals from these stations. At the expected start time of the 30 first pulse of the pulse train from a master or secondary station, counter 90 is energized via logic circuit 16 and OR gate 88 to start counting the 10 MHz clock input thereto. As may be seen in FIG. 8 there are four inputs to OR 35 gates 88 and 89, and these sequentially go high once for each pulse of the pulse trains from both the master and secondary stations under the control of counter 34 in logic circuit 16. That is, each of these four inputs momentarily goes high once every 1000 microseconds. 40 These times are represented by T_a , T_b , T_c and T_d in FIG. 12B. The two inputs to OR gate 88 are represented by times T_a and T_c . The two inputs of OR gate 89 are represented by times T_b and T_d . The output of OR gate 88 is connected to the start input of counter 90 45 while the output of OR gate 89 is connected to the STOP input thereof. When counter 90 is enabled to count, it counts pulses from a 10 MHz clock applied to its clocking input CK. Thus, as generally represented in FIGS. 12B and 12C, counter 90 is enabled to count at 50 time T_a and is then disabled from counting at time T_b . Directly thereafter, counter 90 is again enabled to count at time T_c and is disabled from counting at time T_d . These start and stop times open and close two 2.5 microsecond search windows set 12.5 microseconds apart 55 to be placed by microprocessor 9 calculating pretime on either side of time T_x for each pulse as shown in both FIGS. 12B and 12C. In each of these search windows, the signal output from exclusive OR gate 87 as shown in FIG. 12C is sampled a maximum of twenty-five times at 60 0.1 microsecond spacing. The search windows may be other than 2.5 microseconds wide and there may be many search windows. The results of this sampling are stored in counter 20 because the clock pulses are counted while input CE is jointly high and the count is 65 decoded and checked by decoders 91 and 92. If the count in counter 90 is less than thirteen there is an output from decoder 91 and if the count is greater than

Re. 31,254

16

thirteen there is an output from decoder 92. The results of the decoding by decoders 91 and 92 will be an output of 00, 01, 10 or 11 for each pulse and the results are temporarily stored in flip-flops 93 and 94. The results are then transferred to flip-flops 95 and 96 upon being clocked therein under the control of an output of counter 34 in logic circuit 16.

In the ideal case, with no received noise or spurious signals, and detector 82 is in phase with the received signal pulse, the zero to one transition of the signal output from exclusive OR gate 87 as shown in FIG. 12C is stable at time T_x . However, in actual operation, noise and spurious signals cause this transition to fluctuate in time, that is not to occur at precise time intervals. In addition, spurious momentary spike-like transitions occurring prior to or after time T_x can also be mistakenly identified as the desired transition at time T_x and degrade reliable Loran-C receiver operation. Further, non-phase coherence between the received signal and the clock driving gates 88 and 89 will cause the zero to one transition output from gate 87 to occur earlier or later than T_x . All of these affect the count in counter 90 for each pulse. To minimize the effect of the above problems, the search windows between times T_a and T_b and times T_c and T_d are utilized. More particularly, twenty-six samples are taken within each search window and an analysis is initially made by decoders 91 and 92 for each pulse. Flip-flops 95 and 96 forward the signal outputs of decoders 91 and 92 for every pulse via multiplexer 8 to microprocessor 9 which develops a histogram for a large number of pulses. The histogram is analyzed to decide if the microprocessor calculated time of arrival should be revised.

In the ideal signal case with no transients or fluctuations as shown in FIG. 12C, at any time prior to time T_x , the output of exclusive OR gate 87 in FIG. 8 is low and does not enable counter 90. At time T_a , which is 941.3 microseconds after the start of pretime upon which counter 34 is enabled, OR gate 88 enables the start input of counter 90 as mentioned previously, but cycles of the 10 MHz clock input to counter 90 cannot be counted as counter enable input CE is not energized by gate 87. Thereafter, OR gate 89 provides a stop signal to counter 90 at time T_b which is 2.5 microseconds later than start signal T_a . In this case counter 90 has a zero count therein immediately following the search window between T_a and T_b . The zero count is detected by decoder 92 which provides an output to set flip-flop 94 to its one state whenever there is a count less than thirteen in counter 90. Also, decoder 91 will maintain a zero output which will be applied via flip-flops 93 and 95 and multiplexer 8 to microprocessor 9. Thus, microprocessor 9 receives an 01 signal indicating correct location of the point immediately preceding the third cycle positive zero crossing. The next output from zero crossing detector 6 is then the desired zero crossing.

In the event transients occur within the search window between times T_a and T_b , the transients each cause counter enable input CE of counter 90 to go high. For the extremely brief period of time defined by the transients within the search window, a cycle of the 10 MHz clock applied to clocking input CK is counted by counter 90. If more than one transient appears within this first search window, multiple counts will appear in counter 90. Statistically, the number of counts in counter 90 will be less than thirteen for the search win-

17

dow defined by T_a to T_b when the sample point is prior to time T_x in FIG. 12C.

For a perfect received signal with no noise or spurious signals the output from exclusive OR gate 87 will always be high during the search window between 5 times T_c and T_d which starts 12.5 microseconds after T_b and which must be adjusted by calculation of pretime to occur after time T_x . During this latter search window which is also of 2.5 microseconds duration in this embodiment of my invention there will also occur twenty- 10 five pulses from the 10 MHz clock applied to clocking input CK of counter 90 resulting in a count of twentyfive being stored in counter 90. This count of twentyfive is detected by decoder 91 as being a count greater than thirteen which places flip-flop 93 in its set state. 15 Flip-flop 93 being in its set state provides an indication to microprocessor 9 that the signal level occurring within the $T_c - T_d$ search window is at one level. Noise transients occurring within the search window between T_c and T_d will cause the one level to go to a 20 zero level. This means that the output of exclusive OR gate 87 goes to zero during this latter search window for each transient, which in turn disables counter 90 from counting a cycle of the 10 MHz clock. Statistically, transients will not cause a count of less than thir- 25 teen in counter 20 between times T_c and T_d if counter 90 started at the proper time by outputs of OR gate 88 ultimately under the control of microprocessor 9. The equal to or greater than thirteen count in counter 90 is detected by decoder 91 which places flip-flop 93 in its 30 one state. Microprocessor 9 takes the one output of flip-flop 93 via flip-flop 95 and multiplexer 8 to indicate that the signal level within the search window between T_c and T_d is at a one level.

18

at time T_x for each pulse. If both search windows initially occur prior to the transition at time T_x , the histogram assembled by the microprocessor 9 from cycle detector 82 outputs will have a zero count for both search windows. Microprocessor 9 responds to this zero-zero histogram indication that it develops over many pulses to increment the calculated time of arrival of the pulse trains from the master and secondary station by increments of 10 microseconds, which are multiples of one carrier cycle, and thereby ultimately enables counter 90 to start counting at a later time equal to the increment. The process described for cycle detector 82 is then repeated and microprocessor 9 again analyzes the results. If the result is again a zero-zero count for both search windows, microprocessor 90 again increments the calculated time of arrival until the desired zero-one histogram count occurs indicating that the transition at time T_x has been located. In a similar manner, if microprocessor 9 receives an indication of a one count within both search windows, the calculated time of arrival of the Loran-C signals is decremented and the procedure is repeated. This decrementing or incrementing process is continued until microprocessor 9 receives a zero count for the search window occurring between times T_a and T_b and a one count for the search window occurring between times T_c and T_d . In this manner, circuitry of FIG. 8 functioning in conjunction with microprocessor 9 accurately locates the transition at time T_x and thereby knows that the next positive zero crossing of the carrier is the desired third cycle positive zero crossing of the received pulse signal used to make the time difference of signal arrival measurements. Thus, microprocessor 9 functioning with the other receiver circuitry operates as a phase-locked-loop with cycle detector 82 and zero crossing detector 6 more particularly closing the loop to allow the receiver to accurately locate the third cycle positive zero crossing of each pulse. This operation occurs in the fine search mode for the master and all secondary stations. In the prior art Loran-C receiver circuitry sampled and analyzed received signals to first identify master and secondary station signals and then to locate the third cycle positive zero crossing tracking point. This process was designed to take at least several minutes to assure that the tracking point was accurately located or acquired as the signal-to-noise ratio could be very low. However, this long acquisition time was still used even when strong signals were received resulting in a high signal-to-noise ratio. Unlike the prior art our novel receiver provides adaptive signal acquisition wherein in a strong signal environment with a high signal-to-noise ratio the high signal-to-noise ratio is determined and time difference of signal arrival measurements are output to the operator in a matter of seconds. In a weak signal environment, however, a signal-to-noise ratio is determined and a longer time is required to provide the output to the operator.

With the operation of the circuitry in FIG. 8 just 35 described, it can be seen that the circuitry develops and analyzes samples within each of the two search windows that are adjusted to be on either side of the transition occurring at time T_x which points to the desired cycle of the carrier frequency which occurs immedi- 40 ately thereafter. The effect of the histograms developed by microprocessor 9 from the outputs from cycle detector 82 is to statistically eliminate the effect of noise transients and spurious signals that occur within the 2.5 microseconds search windows that microprocessor 9 45 jointly shifts to be placed on either side of the transition at time T_x . In addition, phase incoherence between the received signal and signal outputs from counter 34 controlling the sample windows will not affect cycle detector 82 in conjunction with revised pretime calculations 50 by microprocessor 9 from accurately indicating that the next positive zero crossing indication by detector 6 is for the desired third cycle. Thus, the desired zero crossing of each Loran-C pulse occurring immediately after the transition at time T_x is easier to locate and time 55 difference of Loran-C signal arrival measurements are made more accurately, even in noisy signal environments wherein the signal-to-noise ratio of the received signal is low.

To accomplish this, cycle detector 82 is utilized in conjunction with microprocessor 9. As previously described, microprocessor 9 and the other receiver circuitry cooperate in a phase-locked-loop mode to locate a specific point at time T_x a few microseconds before the tracking point. Upon accurately locating the specific point, the output from detector 82 to microprocessor 9 is a zero-one indication as previously described. A zero-one indication will be given to microprocessor 9 for every pulse in a perfect signal environment. How-

The circuit operation just described wherein the two 60 search windows straddle the transition at T_x is premised on the assumption that microprocessor 9 functioning with the other receiver circuitry has started counter 34 in logic circuit 16 at the proper time. In reality, this does not occur because in the rough search mode the track-65 ing point of each pulse is not determined within a few microseconds. Thus, the two search windows may not initially be one on either side of the transition occurring

19

ever, as the signal-to-noise ratio decreases, the zero-one histogram developed by microrprocessor 9 will show fewer and fewer zero-one counts for a given number of samples. In adition, increased noise will cause an increase in the one-zero output from cycle detector 82 to 5 microprocessor 9. The one-zero output is caused strictly by noise. Microprocessor 9 is programmed to compare the result of the zero-one histogram with the one-zero histogram, both of which it develops, to derive a signal quality figure. This signal quality figure indi- 10 cates to microprocessor 9 how to adjust the adaptive signal acquisition. In addition, the Loran-C receiver operator may operate a front panel control entitled SIGNAL QUALITY to get a readout on display 51 and 52 of this derived signal quality figure for the master 15 and secondary stations being utilized to make the displayed time difference of signal arrival measurements. On the front panel of the Loran-C receiver are lamps 70 through 75 respectively entitled M, S1, S2, S3, S4 and S5 and associated with master and secondary sta-20 tions of the selected Loran-C chain. While particular ones of these stations are being acquired, the associated one of the lamps is flashed by microprocessor 9. After the signal has been acquired for any particular station and time difference of signal arrival measurements can 25 reliably be made utilizing that particular station, the associated one of lamps 70 through 75 is lit steady. In this manner, the receiver operator knows which secondary stations can be relied on when identifying stations with thumbwheel switches 61 and 62 to be used to 30 make time difference of signal arrival measurements. Once master station signals of the selected Loran-C chain have accurately been acquired using the coarse and fine search modes previously described, the receiver circuitry then goes into the secondary station 35 coarse search mode. In this mode, microprocessor 9 divides the time interval between receipt of any two master station signals up into a number of time slot bins. As indications are received from smart shift register 3 and logic circuit 4 of received secondary station signals, 40 as well as indication of the time received from clock-/counter 7 via latch 5, a count is placed in an appropriate computer program created time slot bin. The contents of the bins are analyzed by microprocessor 9 to locate the secondary station signals for the selected 45 Loran-C chain. Once located, for each secondary station the particular time slot bin for a secondary station as well as the slot on either side thereof are broken down into a large number of time slot bins each of shorter time duration. Again the above process is re- 50 peated to more closely identify the time of arrival of the desired secondary station signals. Then microprocessor 9 can begin to calculate the approximate time of arrival of the secondary station signals. At this time microprocessor 9 causes the other circuitry to change to fine 55 search mode which is the same for the secondary stations as it was for the master station which fine search mode was previously described in detail. Again, when a zero-one histogram is developed by microprocessor 9 for each secondary station, the microprocessor knows 60 that the next positive zero crossing detected by zero crossing detector 6 is the desired third cycle positive zero crossing. In the fine search mode for master and secondary stations microprocessor 9 stores and analyzes by inte- 65 gration the latch 5 indicated times of receipt for the third cycle positive zero crossing for all master and secondary station pulses to make sure they are accu-

20

Re. 31,254

rately located and then the time difference of signal arrival measurements are made and displayed for the secondary stations defined by the receiver operator using thumbwheel switches 61 and 62.

The operation of zero crossing detector 6 in FIG. 5 is now described. It can be seen that the input to detector 6 is from inverting amplifier 81 in FIG. 8. The input is still the 100 KHz radio frequency signal which is hard limited by limiter 17 to produce a binary signal at the 100 KHz frequency. This signal passes through exclusive OR gate 36 and is applied to the clocking input CK of flip-flop 37. The D input of flip-flop 37 is controlled by counter 34 in logic circuit 16 and goes high at the beginning of each received pulse.

Flip-flop 37 in detector 6 being placed in its set state with its one input high upon both its inputs being high, causes latch 5 to store the contents of counter 26 at that particular moment in time. Microprocessor 9 thereby receives a time indication of the beginning of each radio frequency cycle of each of the pulses and this information is used to make the required time difference of arrival measurements which are the basis or the Loran-C system. Flip-flop 37 is returned to its reset state before the beginning of the first cycle of a subsequent pulse received from a master or secondary station by the LATCH RESET signal as described heretofore. Microprocessor 9 thereby has a multiplicity of clock times, once for each positive zero crossing, being entered into latch 5. They are all ignored, however, except for the desired third cycle positive zero crossing. As previously described, microprocessor 9 functions with other circuitry including particularly cycle detector 82 to adjust the calculated time of arrival and receive an indication at time T_x as previously described for detector 82 which will occur a few microseconds before the third cycle positive zero crossing for each pulse. Thus, in response to the time T_x determination by microprocessor 9, only the clock time for the third cycle positive zero crossing for each pulse is actually taken by microprocessor in the fine search mode for both master and secondary stations for the time difference of signal arrival measurements. As is well known in the art, each of the pulses of the pulse trains received from master and secondary Loran-C stations is phase coded. This phase coding must be removed within our Loran-C receiver or 5 microsecond time measurement errors can occur. To accomplish this, when microprocessor 9 changes the receiver over to the fine search mode for either master or secondary station signal acquisition, the microprocessor parallel loads the phase coding for the first eight pulses of the next to be received master or secondary station pulse train of the selected Loran-C chain into parallel/serial converter 35 of logic circuit 16 via its ϕ code load output. Converter 35 is a conventional shift register well known in the art which may be loaded in parallel and then shifted out in serial to perform parallel to serial conversion. This phase coding is stored in microprocessor 9 and is selected by information input to the equipment by the operator using thumbwheel switches 11. The clocking input CL to converter 35 is 100 KHz and the pha phase code contents of converter 35 are serially shifted out at a 100 KHz rate. The output Q of converter 35 is connected via exclusive OR gate 33 to one of the two inputs of exclusive OR gate 36 in zero crossing detector 6. Exclusive OR gate 36 functions as an inverter in this case in a manner well known to circuit designers. When a particular one of the pulses of the pulse trains received

21

from a master or secondary station is of a positive phase there is no signal or a zero on output Q from converter 35. The result is that each radio frequency cycle of a pulse is hard limited by limiter 17 and will pass directly through exclusive OR gate 36 to flip-flop 37 phase un- 5 changed. Upon the expected receipt of a pulse which is to be of a negative phase, converter 35 will have a one at its output which causes gate 36 to invert the phase of the pulse output from limiter 17. That is, the signal being input to detector 6 is effectively shifted 180° 10 thereby eliminating the negative phase coding applied to the particular pulse. This is done in order that there will be an output from exclusive OR gate 36 to place flip-flop 37 in its set state at exactly the beginning of each pulse of the pulse trains from the master and sec- 15 ondary stations irregardless of phase shift. A second phase code shifting function is accomplished within the receiver to average out internally generated noise within the front end circuity of the receiver which noise normally creates a bias level 20 which seriously affects the ability to locate the third cycle positive zero crossing of each pulse. After the receipt of two master station pulse trains the phase of all signals is inverted within the receiver to average out the noise. Master pretime encoder 31 in logic circuit 16 is incremented by one each time a master station phase code is loaded into parallel to serial converter 35. Encoder 31 is connected to divider 32 which divides the contents of encoder 31 by four. The output of divider 32 is input to 30 exclusive OR gate 33 which now functions as a phase inverter and inverts the entire phase code shifted out of converter 35. The output of divider 32 is also applied to the inverting input I of inverting amplifier 81 in FIG. 8. This causes all received signals to undergo a 180 degree 35 phase shift after every two received master station pulse trains. The effect of this periodically alternating phase shift is removed at zero crossing detector 6 where internal noise is no longer a problem. Counter 34 causes gate 65 to reshift the phase code before being applied to gate 40 36 in zero crossing detector 6. Gate 36 then causes the alternating phase code reversal to be removed. A gain control circuit 76 in FIG. 9 is also provided to automatically adjust the gain level of amplifier 81 in FIG. 8 to thereby assure that the signal level to other 45 circuitry in the receiver is sufficient for proper operation of the circuitry. Potentiometer 77 is connected as a voltage divider and is adjusted to apply a predetermined voltage to one of the two inputs of comparator 78. The other input to comparator 78 is connected to 50 the output of amplifier 81 to monitor the signal level. When the signal level output from amplifier 81 becomes too low, there is a high output from comparator 78 which is connected to one of the two inputs of AND gate 79. The other input of gate 79 goes high when 55

22

flip-flop 66 in logic circuit 16 is placed in its reset state at the beginning of the calculated pretime. Thus, there is an output from gate 79 to place flip-flop 80 in its set or one state when the signal output from amplifier 81 is too low and at the beginning of pretime. Flip-flop being in its set state applies a signal to the control input C of amplifier 81 causing it to change to a higher gain level. The reset input of flip-flop 80 goes high returning it to its zero or reset state under control of the same signal that causes the calculated preset time to be loaded into latch 15 in FIG. 7. Thus, the gain of amplifier 81 is returned to its normal lower level prior to receiving each pulse train from a master or secondary station.

The signals output from microprocessor 9 to display 12 are applied to the appropriate digital display units therein. Digital display unit 51 is used to visually display the time difference of arrival information for one selected secondary station, and digital display 52 is used to visually display the time difference of arrival information for a second selected secondary station. The inputs of these digital displays is encoded and is appropriately decoded by anode drivers 46 and 47, anode decoder 48 and decoder/drivers 50 and 68 to drive digital displays 52 and 51 respectively. These displays along with their associated decoding and driving circuitry are well known in the art and are commercially available. In this embodiment of our invention, displays 51 and 52 are Itron FG612A1 fluorescent displays, but they may also be light emitting diode displays or liquid crystal displays, or any other form of visual display. To select the secondary stations, the time difference of arrival measurements for which are to be displayed on displays 51 and 52, thumbwheel switches 61 and 62 are provided. Switch 61 is physically adjacent to display 51 and one of the numbers "1" to "5" are selected with this switch to indicate to processor 9 the information to be displayed. Similarly, thumbwheel switch 62 is associated with display 52 and is used by the equipment operator to indicate the particular secondary station arrival measurement to be displayed on display 52. Switch 11 shows no details but is made up of four individual switches such as represented by switch 61 in FIG. 7. The operation of a detented thumbwheel brings numbers into a window and output terminals of the switch indicates the chosen number to microprocessor 9.

The following program listing shows the complete source programs for the operation of microprocessor 9 in our Loran-C receiver. The programs are written in the PL/M language of Intel Corporation and must be run through a compiler to obtain the machine code to be loaded into the 8080 microprocessor used in our receiver. Descriptive headings are provided throughout the program listing to identify sub routines that implement various functions of the program.



Re. 31,254 23 APPENDIX I

24

-

.

MAIN PROGRAM NODULE

ISIS-II PL/M-20 V3. 8 COMPILATION OF MODULE LORAN OBJECT MODULE PLACED IN FILMAIN CEJ COMPILER INVOKED BY: PLNED F1: HAIN FRC

IDATE(89 APR 73) \$CEEUG JPRGEHIDTH(36) STITLE ('PAIN PROGRAM MODULE')

84/89/78 +/ J. DELANO /* DECLAR JDI 12788, 225861

٠

LOPPH: DO; /* BEGINNING MAIN FROGRAM MODULE */

/* LORAN C FROGRAM DECLARATIONS */

- DECLARE LIT LITERALLY (LITERALLY) 2 1 DOL LITERALLY (DECLARE')
- 3 1 DOL EXT LIT 'EXTERNAL' PIP LIT (PUBLIC);

1

/* DISPLA DECLARATIONS */

- DCL (DIGIT, DSDIG, DISPL DISP2) BYTE PUB; 4 1
- 5 1 CCL (SEGH1, SEGH2, NBCD1, NECD2, SIGLIT) (6) EYTE PUB;
- 6 1 DOL INI LIT (RE4H)
 - OUT1 LIT 'RESH',
 - OUT2 LIT 10E9H
 - OUTS LIT SEAH
 - OUT4 LIT (REEH/)
 - OUTS LIT (DEEH):

** EIECO FND BCDIB CECLARATIONS */

- 7 1 CCL (SING, BINL BINZ, BCDG, BCDL, BCDZ, BCD3, BCD4, BCD5) BYTE PUB;
- DOL (ECOPTR, EINPTR) ADDRESS FUB; 8 1

.** NO GLOBAL DECLARATIONS USED SEG7 */

- 🛷 FEAD DECLARATIONS 🛷
- DOL TRUE LIT (OFFH4) 9 1
- DOL FOREVER LIT WHILE TRUES 10 1
- 1 11 OCL MUNICON SYTE FUB:
- 12 1 OCE (NUND) MERL MIRZ, MURZ, MURZ, MURZ, MURZ, MURZ, MURZ) SYTE PUB;

* MASTERSCOARSE CECLARATIONS */

- COL (MEQUND, MODUNT, MASPTR, FRAPTR, FRAPER, CORRELATE) BYTE PUB: 47 4
- BEL MTIME(24) EYTE PUB: 14 1

26

25

CCL MFHREE(3) SYTE PUB; 15 OCL (MBINA, MBINL MBIN2) SYTE PUB; 15

OCL (TEMPS, TEMP1, TEMP2) BYTE PUS; 17

TEL (MREFO, TREFL MREF2, MPREDO, MPRED1, MPRED2) BYTE PUB: 13

HAIN FROGRAM MODULE

DCL ELAPTIN BYTE PUB; 19 DCL HPHRER LIT '1100\$10168'; 29 DCL NPHRSB LIT '1201\$11118'; 21 CCL SPHASA LIT 1111\$10018'; 22 CCL SPHASE LIT '1010\$11008'; 23

/* HASTERSFINE DECLARATIONS */

- DCL (MPHRSER, MPHRSEB, MPHRSEC, MRSCNT) ADDRESS PUB; 24
- DCL MPHASED (4) ADDRESS PUB; 25
- CCL (PLSCHT, SHCHT, SKYNAVE, RIGHT, LEFT) BYTE PUB: 26
- DCL (JUBB, JUBL JUBL TEMPRO, TEMPRIL TEMPR2) BYTE PUB; 27
- DCL (GRI3, GRI1, GRI2, HSUMA, HSUM1, HSUM2, HSUM3, DIVISOR, EXP) BYTE PUB: 28
- DCL (COHERENCY, UPPLIN, FRSTSETL, INTEGRATION) ADDRESS PUB: 29
- DCL (MAXINT, INTEGRATH, SIGNAMO, SIGNAMI) ADDRESS PUB; 30
- CCL (PRETIMES, PRETIME1, PRETIME2) BYTE PUB; 31
- DCL (CORRECTO, CORRECT1, CORRECT2) SYTE PUB: 32
- 33 CCL (CYCLEFERRER, MSNB, MSNL, MSN2) BYTE PUB;
- DCL PHRSED\$STORE (4) ADDRESS PUB; 34

/* SLAVERCOARSE DECLARATIONS */

- DCL (SFOLMD, SCRTBIN, SCRT) (5) BYTE PUB; 35
- NCL MASK (5) EYTE PUB; 36
- 37 CCL CFSIN (129) SYTE PUB;
- CCL FFEIN (96) EVTE PUB; 78
- CCL (BINTHER, BINTHEL BINTHER) BYTE FUB: 39 1
- DCL (PTR, MPTR, BINCNT, PTRMAX) SYTE PUB; 48 1
- DOL (CNT, CNT3, CNT4, NE(T) BYTE PUB; 41

/* SLAYESFINE DECLARATIONS */

- DCL (SBING, SBINL SBINL, SCO, SCL SCL SCL SCL, SLO, SLL SLL SLL SLL) BYTE PUBL 42 1
- DCL (SNUMB, PHASOUT, PHIO, PHII) BYTE PUB; 43 1
- ICL (SLYCHT, INTEGRATS, SPHASER, SPHASEB, SPHASEC) ADDRESS PUB: 44 1
- DCL (SIGHPSO, SIGHPS1) ADDRESS PUB; 45 1
- DCL SPHASED (4) ACCRESS PUB; 46 1
- INCL (SIGHASA, SIGHASB, LOOP\$FACTOR) (5) ADDRESS PUB; 47 1
- CCL (SBIN, SSHX) (15) BYTE PUB; 48 1
- DCL (SC, SL) (20) BYTE PUB; 49 1
- CCL (REJECT, CYCLEBERRAS, SCOUNT, SKYNAVES, RIGHTS, LEFTS, N. POHER) (5) BYTE PUB; 59 1
- COL (SLYCNTX, SLYCNTY, SPHSEA, SPHSEB, SPHSEC) (5) ACCRESS PUB: 51 1
- DCL EFHSED (5) STRUCTURE (DECISION (4) ADDRESS) PUB; 52
- DCL (SPREDO, SPREDL SPRED2) BYTE PUB; 53 1
- DCL (SENO, SENIL SENIL) BYTE PUB; 54 - 1
 - /* TIMEOUT DECLARATIONS */
- DOL (K, Y, Z) PODRESS FUB; 55 i
- 56 1 OCL (MINUSION HISTOLIH) BYTE PUB:

V* MAIN DECLARATIONS +/ 57 1 CCL FRETIME(18) SYTE PUB,

28

27

- 581DCLPREPTRBYTEPUB;591DCL(I, J, K)BYTEPUB;691DCLMECD(6)BYTEPUB;511DCLDUMMYRDDRESSPUB;MAINPROGRAMMODULE
- 52 1 DOL TABLE(6) BYTE PUB;

۹.

* ENTERNAL PROCEDURES CALLED */

63 1 BIGGED: FROCEDURE (EINPTR. ECOPTR) ADDRESS EXTERNAL: /*THIS ROUTINE CHLLS AN ASSEMBLY LANGUAGE PROGRAM THAT CONVERTS

A 20 BIT BINARY HUHEER TO 6 UNPACKED BCD NUMBERS. THIS SUBROUTINE USES THE DOUGLE DABBLE ALGRITHUM. I.E. SHIFT LEFT AND DECIMAL ADJUST 20 TIMES. THE DATA IS PASSED IN THE FORM OF TABLES WITH BINPTR IN THE BC REG PAIR POINTING TO THE BINARY DATA AND SCOPTR IN THE DE REG PAIR POINTING TO THE RESULTING BCD TABLE. */

642DCL BINPTR ADDRESS, (BIN BASED BINPTR) (3) BYTE;652DCL BCOPTR ADDRESS, (ECD BASED BCOPTR) (6) BYTE;662END BTOBCD; /*END OF EXTERNAL BCD CONVERSION */

/*80018. CHE12259, 82543 0 HOLT 7/21/77 */

67 1 PCDTOB: FROCEDURE (BODPTR, BINPTR) ADDRESS EXTERNAL; /*THIS ROUTINE CALLS AN ASSEMBLY LANGUAGE SUBROUTINE THAT CONVERTS A 6 DIGIT UNPACKED BOD NUMBER TO A 3 BYTE BINARY NUMBER. THIS IS PERFORMED USING A METHOD SIMULAR TO

BCD CONVERSION EXCEPT YOU SHIFT RIGHT AND ADJUST THE BCD NUMBER BY SUBSTRACTING 3 FOR DECIMAL ADJUSTMENT. */

- 68 2 CEL BOOPTR RUERESS, (ECD ERSED SCOPTR) (6) BYTE:
- 69 2 DOL BINPTE ADDRESS, (BIN EASED BINPTE) (3) BYTE:
- 79 2 END ECDTOB: /*END OF EXTERNEL BINARY CONVERSION */
- 71 1 SEG7: PROCEDURE (BCD) BYTE EXT;
- 72 2 DOL ECO BYTE;
- 73 2 END SEG7;
- 74 1 READ: PROCEDURE EXT;
- 75 2 END PEAD;
- 75 1 MASTERSFINE: PROCEDURE EXT:
- 77 2 END MASTERSFINE;
- 78 1 FLAVE#FINE: PROCEDURE EXT:
- 79 2 END SLAVEFINE
- 20
 1
 MASTER#COARSE: FROCEDURE EXT;

 31
 2
 END MASTER#COARSE;
- 82 1 ELAYERCOARSE: PROCEDURE EXT.
- S3 2 EVD ELAVERCOARSE:

30

/* 300 */

/* 680 */

29

- BAREK: FROCEDURE(SIM) EXT: 4 OCL SIM EVTE:
- 85 2
- END EMASKS 96 2

MAIN FROGRAM MODULE

84/89/78 */ J. DELANO ./* INIT. JUL12788, 225661

/* INITIGLIZE I/O FORTS */

- 0UTPUT(0E7H)=090H 97

- SIGNAND, SIGNASE(0), SIGNASE(1), SIGNASE(2), SIGNASE(3), SIGNASE(4) = 3CH;192 SLYCHT: (0), SLYCHTX(1), SLYCHTX(2), SLYCHTX(3), SLYCHTX(4) = INTEGRATION; 182 SLYCHTY(0), SLYCNTY(1), SLYCNTY(2), SLYCNTY(3), SLYCNTY(4) = NAXINT; 104 105 MBCD((0)=0; 1 106 MBCO(1)=9; 1 197 (UTFUT(OUT2) = SEH;1 HECO(2), HECO(3) = INFUT(IN1),198 1 MECD(2) = MECD(2) AND OFH: 169 1 ME(D(3) = RGR(BECD(3), 4) AND OFH_{i} 119 OUTPUT(OUT3) = 3FH;111 |HE(D(4), HE(D(5)) = H(FUT(IN1))|112 4 HBCD(4) = HECD(4) AND (FH) 112 1 HEED(5) = RER(HEED(5), 4) AND OFH: 114 1
- 109 SIGHAHO, SIGHAEA(O), SIGHAEA(1), SIGHAEA(2), SIGHAEA(3), SIGHAEA(4) = 1EH: 101
- /* 513280 */ MAXINT, INTEGRATH = $0CSE0H_i$
- /* 58860 */ MASCHT, INTEGRATION = $1238H_{\odot}$ 90
- HCOUNT, PHEPTR, MASPTR = 9; <u>9</u>9
- DIGIT=9; 97 1
- COHEPENCY = SEEGH COHERENCY; 96
- UFRLIM = 2090H + COHEFENCY; **95**
- FASTSETL = 5000H (SHL(COHERENCY, 2) + COHERENCY); 94
- /* 306D */ COHERENCY = 12CH; 93 1
- 92 2 **210**;
- SEGN1(1), SEGN2(1)=0FFH; 99 91 SIGLIT(1)=0FFH; 2
- CO 1=9 TO 5; 89 1
- * INITIALIZE VARIABLES */
- OUTFUT (GEEH)=066H; 38

12ED PL/11-80, V3.1 */ /****** CALL EMASK(IEH); /* RESET RST 7.5 MASK & RESET RST 7.5 */ 115 1 IN FOR BRES RIN AND SIN INSTRUCTIONS *******/

ElifieLE 116 - 1

ENTRY = BODTOE(MECD, MBIND); 117 1

- 1 ORIO, MELER = UBINO; 118
- GRIL MEUMI = HBINL 113 1 120 1 GFIC HELME = HEIMER HSUE = 30 171

- PTEMAN = GRI - 4 GAS + 955 GUS + 100 GUS + 819.2US */

· .

.

- TENFO = 191NO OAH 122 1
- TERPI = ISINI MINUS 52H 127 1

32

31

- 124 TEMP2 = MEIN2 MINUS B;
- 125 FIRMER = FOL (TEMP1 AND GEBH) OR TEMP2 3); - 1

* INITIALIZE HISTOGRAM TABLES */

- 126 1 00 I=0 TO 7FH;
- 134 1 E(P = 0)
- 125 HPHASEA, MPHASEB, MPHASEC = 8000H; - 1
- 136 00 I = 0 T0 4;1
- 137 SEQUED (I), REJECT (I), HEHESED (I), SCOUNT (I) = 0; 2
- 138 2 SKYNAVES(I), RIGHTS(I), LEFTS(I), POWER(I), N(I) = 0;
- 139 SPHSER(I), SPHSEB(I), SPHSEC(I) = SOBOH;2

140 2 DO J = 0 TO 3; 141 3 SPHSED(I) DECISION(J) = 0; 142 3 END; 143 2 CYCLESERRSS(I), MASK(I), ECRIBIN(I) = TRUE: 144 2 SORT(I) = I;2 145 END; 146 1 $S_{\rm H}CNT = 11H_{\rm H}$ 147 1 SKYNAVE, RIGHT, LEFT, MEND, HENL, HENZ = 0; 148 CYCLESERRAM = TRUE 1 149 1 DO I = 0 TO 0EH150 2 SENX(1) = 0;2 151 END, 152 NF TUND=0; 1 1 153 ELAPTIN=0: 154 CUTPUT(OUTE) = (MULICON:=9); 1

/* HAIT 2 SECONDS 1/

155 1 DO I=1 TO 125;

156 2 CALL TIME (259) /* 25HS WITH 2HHZ CLOCK */

2 157 END;

159 CUTPUT(OUTE) = (MURCON:=SSH); 1

/* INITIGLIZE GRI DISFLAY #/ 159 1 DUMMY = STOECD(HEINO, HECO1); 168 1 DO I=9 TO 5; **161** 2 SEGN1(I)=SEGT(NECC1(I)); 162 2 SEGH2(1)=0; 162 2 SIGLIT(I) = (EFH) 154 2 EHEG 165 1 (EGH1(0), EGH1(1) = 0)

** END INITIALIZATION */

MAIN FROGRAM MODULE

. * MAIN, MAL 12788, 22586 1

H HURST

6/38/77 */

- 166 CO FOREVER 1
- 167 2 CALL READ;
- 168 IF HURO > 1FH THEN 2

169 D0;

- 179 IF FRETIME (FREFTR) < 30H THEN CALL MASTER\$FINE; 3
- 172 ELSE CALL SLAVESFINE, 3

34

+

· .

.

- 33
- END: /*END OF IF HUXB, THEN*/ 173 3
 - ELSE
- IF ((MUNO:= MUNO AND OFH) > 3) AND (MUNO < 4) 174 2
 - AND (MFOUND = 0) THEN CALL MASTERSCOARSE:
- ELSE CALL SLAVESCOARSE: 176 2
- 177 .**END DO FOREYER*/ END; 2 /+THIS IS THE END OF THIS INFODUESS+/
- END LORAN: 173 1

HODULE INFORMATION:

= 949CH 1835D CODE AREA SIZE VERIPELE PREA SIZE = 02ECH 7490 3 MAKINUM STACK SIZE = 0002H 293 LINES READ 9 FREGRAM ERROR(S)

END OF PL/M-20 COMPILATION

MASTERICCARSE

ISIS-II PL/M-88 12 8 COMPILATION OF MODULE MASTERCOARSEMODULE OBJECT HOCULE PLACED IN F1: MASCRS. OBJ COMPILER INVOKED BY: FLMS9 :F1: MASCRS. SEC

> \$DATE(19 APR 78) ICEEUG \$PAGENIDTH(96)

STITLE('NASTERSCOARSE')

J. CELANO 94/18/78 */ /* DECLAR. JDE 12758, 225861

HASTER COFREE MODULE: 1

٠

DO; /* EEGINNING HASTER COARSE PROGRAM HODULE */

/* LORAH C PROGRAM DECLARATIONS */

- 2 1 DECLASE LIT LITERFLLY (LITERFLLY) DOL LITERALLY (DECLARE')
- 3 1 DOL EXT LIT 'EXTERNAL' FUB LIT 'FUELIC',

/* DISPLA DECLARATIONS */

- DCL (DIGIT, DEDIG, DIEPL DIEP2) BYTE EXT; 4 1
- 5 OCL (SEGNIL SEGNIL NECDL NECDL SIGLIT) (6) BYTE EXT:
- |6| = 1DOL INI LIT (SE4H)
 - OUT1 LIT (GESH')
 - OUT2 LIT DESH ()
 - OUT LIT '9EAH',
 - OUT4 LIT (GEEH/)
 - OUTS LIT REGHT:

36

<u>_</u>'.

35

/* SIGCD AND SCOID CECLARATIONS */

- CCL (BING, SINL BINZ, BCCG, BCDL BCD2, ECD3, ECD4, ECD5) BYTE EXT; 7 1
- CCL (ECCPTR, SINPTR) ACOPESS EXT: 9 1

/* NO GLOEPL DECLARATIONS USED SEG7 */

/* READ DECLEPATIONS */

- DOL TRUE LIT (OFFH) 9.
- DOL FOREVER LIT WHILE TRUE () 19
- OCL HUXCON SYTE EXT: 14
- OCL (HUNG, HUNL) HUND HUND, HUND, HUND, HUND, HUND) BYTE EXT: 12

- DCL (MPHASEA, MPHASEB, MPHASEC, MASCNT) ADDRESS EXT; 24
- CCL SPHASA LIT (1111\$10018'; 1 22 OCL SPHASE LIT (1010\$11008/; 23
- OCL MPHASE LIT (1001\$11118); 21
- CCL XPHASA LIT /1109\$10108/; 20
- COL ELAPTIM SYTE EXT: 19

- ICL (IREF), IREF1 (REF2, IPRED0, IPRED1, IPRED2) EYTE EXT; 13 MASTER \$COARSE
- 16 OCL (TEMP9, TEMP1, TEMP2) BYTE EXT; 174
- COL MPHREE(3) BYTE EXT: 15
- 14
- OCL MTIME (24) EVIE END
- CCL (HEQUND, HOQUNT, HEEPTR, FHEPTR, FHASER, CORRELATE) BYTE EXT; 13
- ** MASTERICORFEE DECLARATIONS */

OCL (MBING, MBINL MBIN2) BYTE ENT:

- DOL MPHASED (4) ADDRESS EXT: 25 1
- DCL (PLSCHT, SWCHT, SKYWAYE, RIGHT, LEFT) BYTE EXT: 26

/* MASTERSFINE CECLARATIONS */

- DCL (SUB9, SUB1, SUB2, TEMPA9, TEMPA1, TEMPA2) BYTE EXT; 27
- OCL (GRID, GRIL GRIZ, MSUMD, MSUML, MSUM2, MSUM3, DIVISOR, EXP) BYTE EXT; 28
- DCL (COHEFENCY, UPPLIN, FASTGETL, INTEGRATION) ADDRESS EXT; 29
- DCL (MAXINT, INTEGRATH, SIGHAMO, SIGHAMI) ADDRESS EXT; 30 1
- DOL (PRETIMES, PRETIMEL PRETIME2) BYTE EXT: 31
- DCL (CORFECTO, CORRECT1, CORRECT2) BYTE EXT; 32 1
- OCL (CYCLESERREN, MSNO, MSNL, MSN2) BYTE EXT; 33 1

/* ELAVERCOARSE DECLARATIONS */

- OCL (SEGUND, SORTBIN, SORT) (5) BYTE EXT; 24 1
- DEL HASK (5) EVTE EXT: 35 1
- DCL OFBIN (128) BYTE EXT: 36 1
- OCL FFBIN (96) SYTE EXT: 37 1
- OCL (BINTHER, BINTHEL BINTHE2) EYTE EXT: 38 1
- DCL (PTR, MPTR, BINCHT, PTRMAX) BYTE EXT; 39 1
- DCL (CNT, CNT3, CNT4, NEXT) BYTE EXT; 49

/* SLAVEFFINE DECLARATIONS #/

- CCL (SBING, SBINL, SBINL, SCA, SCL SCL SCL, SCL, SLA, SLL, SLL, SLL) BYTE EXT: 41
- DOL (ENUMB, PHRSOUT, PHIO, PHIL) EVIE ENT: 42
- DCL (ELVINT, INTEGRATE, SPHASER, SPHASEB, SPHASEC) ADDRESS EXT; 42
- DOL (SIGHASO, SIGHASI) ADDRESS EXT. 44
- NOL SPHASED (4) ADDRESS EXT; 45

Pi

4

٠

.

.

•

38

- 37
- OCL (SIGHASA, SIGHASA, LOOPSFACTOR) (5) ADDRESS EXT; 46
- DCL (SBIN, SSNX) (15) GYTE EXT: 47 - 1
- DOL (SC, SL) (28) SYTE EXT: 48 1
- DCL (REJECT, CYCLESERRSS, ECOUNT, SKYWAYES, RIGHTS, LEFTS, N. POHER) (5) BYTE EXT; 49 - 1
- DCL (SLYCHTY, SLYCHTY, SFHSER, SPHSEB, SPHSEC) (5) ADDRESS EXT; 50 - 1
- DCL SPHSED (5) STRUCTURE (DECISION (4) ADDRESS) EXT: 51 1
- DCL (SFREDO, SFRED1, SPRED2) BYTE EXT; 52 1
- DOL (SSNO, SSN1, SSN2) BYTE EXT; 53

/* TIMEDUT DECLARATIONS */

- DCL (X.Y.Z) HEDRESS EXT: 54
- DCL (MINUSIGN, HISTOLIM) BYTE EXT: 55

MASTERSCORRSE: PROCEDURE PUB.

H HURST /* HASCRS. WHE 12358, 262761

٠

81/19/77 */

.

٠

/* EXTERNAL PROCEDURES CALLED - NONE */

HASTER FCCARSE

		/* HAIN CECLARATIONS */
56	1	DCL PRETINE(13) SYTE EXT:
57	1	DOL PREPTR SYTE EXT.
58	1	DCL (I, J, K) BYTE EKT;
59	1	OCL HECD (6) BYTE EXT;
68	1	CCL DUNHY ACCRESS EXT:
51	1	DOL TABLE (6) BYTE EXT;

- I = HASPTR; J = PHSPTR; 63 2
- 65 HUMB = MUXB AND 2;2

.

62

- 66 OUTFUT(OUT3)=MUXCON + 2; 2
- MUX2 = INPUT(IN1);67 2
- 68 OUTPUT (OUT3) = MUXCON + 3; 2
- 69 MUX3 = INPUT(IN1); 2
- 70 OUTPUT(CUT3)=MUXCON + 4; 2
- NUM4 = INFUT(IN1) FND OFH: 71 2
- OUTFUT(CUTS)=MUXCON AND 87H; 72 2
- 73 2 OUTFUT(OUT3)=MUKCON GR 8;
- IF MCOUNT = 8 THEN 74 2
- DO; /* SET MREF = PRESENT LATCHED TIME*/ 75 2
- MEEF9=MUX2; MREF1=MUX3; MREF2=MUX4; 76 3
- MPPFDA = MPFFA + MBINA:79 2

12	ن ن	12.5779.0 - HMCC.2 - HOTIAN
3 9	3	MFRED1 = MREF1 PLUS MBIN1;
81	3	MPRED2 = MREF2 PLUS MBIN2;

- MPPED1 = MPRED1 + 2: /*MERROR = 51 2US+/ 32
- HFRED2 = (HPRED2 PLUS 8) AND OFH; /*ADD HERROR*/ 33

40

.

- PHASER = MULAS; 84 3
- 85 MCOUNT = 13
- 96 /*END OF IF ICOUNT, THEN*/ END;

39

ELSE

- /* COMPUTE TIME DIFFERENCE BETHEEN PREDICTION AND 87 2 00; CURRENT LATCHED TIME +/
- TEMP8 = MPRED8 MUX2;83
- TEMP1 = MPRED1 MINUS MUX3; 89
- TEHP2 = MPRED2 MINUS HUX4; 99
- COPPELATE = 0;91

98 4

101 4

99 4

- IF PHASEP + MUNO = 3 AND TEMP2 = 0 AND TEMP1 < 4 THEN 92
- DO; /* SET NEW REFERENCE IF PHASE CODE OF PRESENT SIGNAL IS 93 3 OPPOSITE ALTERNATION THAN THAT OF REFERENCE AND DIFFERENCE IS WITHIN ERROR LIMITS */

MREF9=MUX2; MREF1=MUX3; MREF2=MUX4; 34 4 97 4

MPREIO = MPEFO - MBINO;

PREFI = MREF1 PLUS MBINL;

MPRED2 = MREF2 PLUS MBIN2;

- MFFED1 = MFFED1 + 2: /*MERROR = 51. 2US*/ 199 4
 - HPPED2 = (HPPED2 PLUS 2) AND OFH: /*ADD HERROR*/

MASTERICCARSE

102 4 $\mathsf{PHRSER} = \mathsf{MUXB};$

103 4 HCOUNT = MCOUNT + 1;

184 4 END; /*END OF IF PHASER. THEN*/

185	3	DO VHILE CORRELATE = 0;
196	4	IF MUX9 + $MPHMPSE(J) = 3$ THEN
197	4	DO; /* COMPUTE TIME DIFFERENCE IF PHASE CODE OF PRESENT
		SIGNAL IS OF OPPOSITE ALTERNATION THAN THAT OF PAST SIGNAL */
198	5	TEMP8 = HTIME(I);
189	5.	TEHP1 = HTINE(I+1);
118	5	TEMP2 = MTIME(I+2);
111	5	TEHP9 = TEHP9 - MUX2;
112	5	TEMP1 = TEMP1 NINUS MUX3;
113	5	TEMP2 = TEMP2 MINUS MUX4;
114	5	IF TEMP2 = 9 AND TEMP1 (4 THEN
115	5	DO; /* SET NEN REFERENCE IF TIME DIFFERENCE IS
		WITHIN ERROR LIMITS */
116	6	NREF9=MUX2; NREF1=MUX3; NREF2=MUX4;
119	6	MFRED0 = MREF0 + MBIN0;
128	6	NPRED1 = HREF1 PLUS MBIN1;
121	6	MPRED2 = MREF2 PLUS MBIN2;
122	6	MPRED1 = MPRED1 + 2; /*FDD MERROR*/
123	6	MPRED2 = (MPRED2 PLUS 0) AND OFH:

MPRED2 = (MPRED2 PLUS 0) AND OFH: 6 PHRSER = HUXB; 124 6 1 125 6 MCOUNT, CORRELATE = 1; 126 6 END; /*END OF IF TEMP2, THEN*/ END; /*END OF IF HUX8, THEN*/ 127 5 128 4 I = I + 3; J = J + 1;130 4 IF $J \ge 7$ THEN L J = 0:

		Re. 31,254
		41
132	4	IF $J = FHSPTR FIND CORRELATE = 0$ THEN
133	4	CO; /* DO ONLY IF ALL 8 PAST SIGNALS HAVE SEEN
		CHECKED AND CORRELATION NOT ESTABLISHED */
134	5	COPPELATE = 1;
		/* COMPUTE TIME DIFFERENCE BETWEEN PRESENT SIGNAL AND THAT OF
		LAST REFERENCE */
135	5	TEMPO = MUK2 - HREFO;
136	5	TENP1 = TENP1 HINUS HREFL:
137	5	TEMP2 = (TEMP2 MINUS MREF2) AND GFH:
128	5	IF TEMP2 > NBIN2 OR

(TEMP2 = MBIN2 AND TEMP1 > MBIN1) THEN

I

1

.

.

		N Ender 19 mm − 1900-01900 Ender Ender 1900-019900 − 1900-0199000 × 1900-0199000 ×
139	5	MCOUNT = 0; /* INDICATES THAT GRI HAS ELAPSED
		AND SIGNAL NOT FOUND */
149	5	IF TERP2 < ELAPTIM THEN ELAPTIM, HOOUNT=0;
		/* INDICATES THAT 194NS HAVE ELAPSED
		AND SIGNAL NOT FOUND */
142	5	ELFPTIM=TEMP2;
143	5	end: /*end of if j=, then*/
144	4	END: /*END OF DO WHILE CORRELATE*/
145	2	END: *END OF IF HCOUNT, ELSE*/
146	2	if Haspir = 0 then
147	2	
		HHSTER#COARSE
4 40	7	26CDTD - 4CU
148	2	HASPTR = 18H
149	2	FHEPTR = 8;
150	3	END; /+END OF IF MASPTR+/
151	2	Hasptr = Hasptr - 3; Fhsptr = Phsptr - 1;

TEMOR - HERO & MOTION 467

133	2	$1 \mathbf{H} \mathbf{H} \mathbf{H} = \{\mathbf{H}, \mathbf{L}, \mathbf{L} \in \mathbf{H} \}$
154	2	TEMP1 = MUX3 PLUS MBINL:
155	2	TEMP2 = HUX4 PLUS HBIN2;
156	2	TEAP1 = TEAP1 + 2: /* ADD HERROR */
157	2	TEHP2 = (TEMP2 FLUS 0) AND OFH;
158	2	NTINE(MASPTR) = TEMPO;
159	2	ATTINE (MASPTR+1) = TEMP1;
168	2	NTINE(HASPTR+2) = TEMP2;

- 161 2 MFHRSE(PHSPTR) = MUK0;
- 162 IF MCOUNT = 3 Then 2
- 163 £0) 2
- MFOUND = OFFH; 164 2
- $SIGLIT(5) = GFFH_{i}$ 165
- 166 HCCUNT=3; - 2

--

.

- /* EUBTRACT 7HS + 51 2US + 38. BUS + 30. BUS + 988. BUS */
- /* WHERE: 7MS = TIME FROM 1ST TO 8TH PULSE
 - 900. JUS = PRETIME NOVANCE
 - 51.205 = MERROR
 - 20.005 = POST-DETECTION INTEGRATION TIME
 - 30. RUS = DELAY OF SKHZ FILTER */
- 167 3 Heredo = Heredo - Ofohi
- 168 D MPREDI = MPRED1 MINUS 28H
- 169 3 MPRED2 = (NPRED2 NINUS 1) AND OFHI

44

.

1

43

179 IF PHASER = 1 THEN 3 171 00 172 OUTPUT(OUT4)=MPHRSB; MPRED2=MPRED2 OR 20H 173 4 174 EHD; ŧ

ELSE **DO**; 175 3 176 OUTPUT (OUT4)=HPHASA; 4 MPRED2=MPPED2 OR 18H 177 4 178 END; 4

196 9

179	3	OUTPUT(CUT3) = (MUXCON:=MUXCON GR 080H);
188	3	OUTPUT(OUT3) = (NU%CON;=MU%CON FIND 3FH);
191	3	PRETIME(8) = PRED8;
182	3	PRETIME(1) = MPRED1;
183	3	PRETIME(2) = MPRED2;
184	3	FREPTR = 2
195	3	CUTPUT(OUT4) = FRETIME(2);
186	3	OUTPUT(CUTE) = HUNCON OR 40H; /4LCAD HS BYTE PRETIHE#/
137	3	outfut (outd) = muzeen:
138	3	SUTFUT(CUT4) = FRETIME(1);
189	3	CUTPUT (GUTS) = MUXCON OR 20H; /*LOND PRETINE*/
198	3	CUTFUT(CUT3) = MUXCCN;
191	3	GUTFUT(OUT4) = FRETIME(0);
		MASTERICGARSE

/+LOAD LS BYTE PRETIME+/ OUTPUT(OUT3) = MAXCON OR 10H 192 3 /*ENABLE FINE LOOP*/ OUTFUT (OUT3) = (MUXCON := MUXCON AND OFH); 193

OF IF MOUNT = 3, THENH/ /**+EID** 194 END;

195 2. END MASTERSCOARSE:

END MASTER & COARSE & MODULE: 196 1

NODULE INFORMATION:

945D CODE AREA SIZE = 93E1H 60 VARIABLE AREA SIZE = 0000H MAXIMUM STACK SIZE = 0004H 40 287 LINES READ 9 PROGRAM EFROR(S)

END OF PL/H-90 COMPILATION

SLAVETCORRSE

ISIS-II PL/M-20 V2. 9 COMPILATION OF NODULE SLAVECOARSEMODULE OBJECT MODULE PLINCED IN ...F1: SLVCRS. 08J COMPTLER INVOKED BY FLM80 FLM88 FLM88S. SRC

> \$CATE(10 AFR 73) **SCEEUG** \$PRGEWIDTH(96) \$TITLE('SLAVE\$COARSE')

Re. 31,254 46 45 94/18/78 */ J. DELANO /* DECLAR. JDE 12788, 225861

· .

SLAVECOARSE \$MODULE: /* SLAVE COARSE PROGRAM MODULE */ D0;

/* LORAN C PROGRAM DECLARATIONS */

- DECLARE LIT LITERFILLY 'LITERFILLY', 2 1 DCL LITERALLY 'DECLARE';
- DOL EXT LIT 'EXTERNAL', 3 PUB LIT 'FUELIC';

٠

1

/* DISPLA DECLARATIONS */

- DCL (DIGIT, DSDIG, DISPL DISP2) BYTE EXT; 4 1
- POL (SEGNI, SEGN2, NECOL, NECOL, SIGLIT) (6) BYTE EXT: 5 1
- 5 1 DCL INI LIT 'RE4H',

OUT1 LIT '0E8H',

CUT2 LIT (DE9H/)

OUT3 LIT 'GEAH',

OUT4 LIT '9E5H',

OUTS LIT 'DEGH';

/* ESBCD AND SCOSB CECLARATIONS */

- DCL (BING, BINL, BIN2, BCCG, BCD1, BCD2, BCD3, BCD4, BCD5) BYTE EXT: 7 1
- DCL (ECCPTR, BINPTR) ACORESS EXT; **3 1**

/* NO GLOBAL DECLARATIONS USED SEG7 */

- DCL MPHASE LIT (1001\$1111B() 21 - 1 DCL SPHASA LIT '1111\$10018'; 22 1
- DCL ELAPTIM EVTE ENT. 19 1

1

29

- DOL (MREFO, MREF1, MREF2, MPRED0, MPRED1, MPRED2) BYTE EXT; 18 1
- SLAVE \$009RSE
- OCL (TEMPR, TEMPL TEMP2) BYTE EXT, 17 1
- DOL (HEINE, HEINL HEINE) BYTE EKT; 16 1
- OCL HPHASE(8) BYTE EXT: 15 1
- DOL HTIHE(24) EYTE EXT: 14 1
- /* MASTERICOARSE DECLARATIONS */ ROL OFFICIAL POOLINT, HASPTR, PHSPTR, PHASER, CORRELATE) BYTE EXT; 13 1
- OCL (MUXO, MUXI, MUXI, MUXI, MUXI, MUXI, MUXI, MUXI) BYTE EXT: 12 1
- OCL MUNCON SYTE ENT: 11 1
- DOL FOREVER LIT (WHILE TRUE') 19 1
- DOL TRUE LIT (OFFH') 9 1
- /* READ DECLARATIONS */

- DCL : FRHASB LIT (1010\$11008) 22
 - /* MASTER FINE DECLARATIONS */

DOL MPHASA LIT (1100\$10198')

- OCL (MPHHEEA, MPHASEE, MPHASEC, MASCHT) ADDRESS EXT; 24 1
- DCL MPHASED (4) ADDRESS EXT, 25 1
- OCL (PLSCHT, SHCHT, SKYWAVE, RIGHT, LEFT) BYTE EXT: 26
- CCL (SUB8, SUB1, SUB2, TEAPAB, TEAPA1, TEAPA2) BYTE EXT: 27

47 48

- 28 1 DCL. (ORIG. ORIL. ORIZ. HSUMB. HSUML. HSUM2. HSUME. DIVISOR. EXP.) BYTE EXT.
- 29 1 DCL (COHERENCY, UPPLIN, FRSTSETL, INTEGRATION) ACCRESS EXT;
- 30 1 DCL (HEXINT, INTEGRATH, SIGHAMA, SIGNAMI) ADDRESS EXT;
- 31 1 DCL (PRETIME9, PRETIME1, PRETIME2) BYTE EXT;
- 32 1 DCL (CORRECT0, CORRECT1, CORRECT2) BYTE EXT;
- 33 1 DCL (CYCLEFEFRIN, HSNA, HSN1, MSN2) BYTE EXT;

** SLAVE\$COARSE DECLARATIONS */

- 34 1 CCL (SFOUND, SORTBIN, SORT) (5) BYTE EXT;
- 35 1 DOL MASK (5) BYTE EKT;
- 36 1 DOL CF5IN (128) BYTE EXT;
- 37 1 DCL FFBIN (96) EVITE EXT;
 38 1 DCL (BINTMED, BINTMEL, BINTME2) EVITE EXT;
 39 1 DCL (PTR, MPTR, BINCHT, PTRMAX) EVITE EXT;
 48 1 DCL (CNT, CNT3, CNT4, NEXT) EVITE EXT;

/* SLAVE\$FINE DECLARATIONS */

- 41 1 NCL (SEINE, SEINL SEIN2, SCO, SCL SC2, SC3, SLO, SLL SL2, SL3) BYTE EXT;
- 42 1 DCL (SNUMB, PHASOUT, PHI0, PHI1) BYTE EXT;
- 43 1 CCL (SL'/CNT, INTEGRATS, SFHASEA, SFHASEB, SPHASEC) ADDRESS EXT;
- 44 1 DOL (SIGHASO, SIGHASI) ADDRESS EXT;
- 45 1 DCL SPHASED (4) ACCRESS EXT;
- 46 1 DCL (SIGHASA, SIGMASB, LOOP\$FACTOR) (5) ADDRESS EXT;
- 47 1 OCL (SBIN, SSNX) (15) BYTE EXT;
- 48 1 DCL (SC, SL) (28) BYTE EXT;
- 49 1 DCL (REJECT, CYCLESERRSS, SCOUNT, SKYWAVES, RIGHTS, LEFTS, N. POWER) (5) BYTE EXT;
- 50 1 DOL (SLYCHTX, SLYCHTY, SPHSER, SPHSEB, SPHSEC) (5) ADDRESS EXT;
- 51 1 DCL EPHSED (5) STRUCTURE (DECISION (4) ADDRESS) EXT;
- 52 1 DCL (SPRED0, SPRED1, SPRED2) BYTE EXT;
- 53 1 CCL (SSNO, SSN1, SSN2) BYTE EXT;

/* TIMECUT CECLARATIONS */

- 54 1 DEL (XVY) Z) ADDRESS EXT:
- 55 1 DOL (HINDEIGH, HISTOLIN) SYTE EKT;

Image: Section 1Image: Section 1<thImage: Section 1</th>Image:

ST 1 DOL PREPTR BYTE EKT;

SLAYE#COARSE

- 58 1 CCL (LJ, K) BYTE EXT;
- 59 1 DOL RECD (6) BYTE ENT;
- 69 1 DOL DUMMY ADDRESS EXT:
- 51 1 DOL TRELE (6) BYTE EKT;

/* SLYCRS. OHE12358, 82541 0 HOLT 84/18/78 */

62 1 SLAVERCOARSE: PROCEDURE PUB;

50

•

•

,

.

49

/* READ TIME COUNT */

- 63 2 OUTPUT(OUT3) = (HUXCON := (HUXCON AND 89H) OR 2);
- 64 2 BIHITMED = INPUT(IN1);
- 65 2 OUTPUT(GUT3) = (MUXCON:= MUXCON + 1);
- 66 2 BIHITHEL = INPUT(IN1);
- 67 2 OUTPUT(OUT3) = (NUNCON := MUNCON + 1);
- 68 2 BINT ME2 = INPUT(IN1) AND OFH

/* RESET TIME LATCH */

- 69 2 OUTPUT (OUT3) = MUXCON FIND 87H;
- 70 2 OUTPUT(OUT3) = NULCON CR 8;

71 2 IF ((MUX0=08 AND PHASER=20H) OR (MUX0=04 AND PHASER=10H)) AND (BINCNT(OFFH) AND

(HFOUND = TRUE) THEN

72 2 00;

. * CALCULATE DELAY = SLAVE TIME - MASTER REFERENCE TIME */

- 73 3 BINTMES = BINTMES MPREDO;
- 74 3 BINTME1 = BINTME1 MINUS MPREDL:
- 75 3 BINTIE2 = (BINTHE2 MINUS MPRED2) AND OFH:

/*SAVE 7 MSB FOR BIN ADDRESS */

76 3 PTR = ROL(((BINTHE1 AND BEBH) OR BINTHE2),3); /* 7 HS BITS */ /* BIVES RESOLUTION OF 819.205 */

/+CHECK FOR COARSE OR FINE HISTOGRAM +/

- 1F ((PTR + 1) MRSK(CNT)) < 3 THEN
- 78 3 DO: /*ENTER POINT IN FINE HISTROGRAM */
- 79 4 HPTR = BINTHE1 AND 7FH; /* 7 BITS: 6TH TO 12TH HS BITS */ /* GIVES RESOLUTION OF 25. 6US */

SO 4 **IF (PTR AND 3) = 3 THEN**

CO;

81

32	5	IF (MASK(CNT) AND 2) = 2 THEN MPTR = MPTR - 68H:
34	5	Else mptr = mptr - 20H;
35	5	END;
86	4	FFBIN(NPTR) = FFBIN(NPTR) + 1;
87	4	IF FFEIN(MPTR) = 8 THEN
38	4	50; /+CALCULATE SET UP TIME FOR SLAVESFINE */
3 3	5	DISABLE:
		/*SUBTRACT 7M5 + 30.0U5 + 900.0U5 */
99	5	Sbing = Bintmeg - OC4H;
91	5	SBIN1 = BINTME1 MINUS 35H;
32	5	SBIN2 = (BINTHE2 MINUS B1H) AND OFH:
		SLAVERCGARSE

93	5	SBIN(CNT3) = SBING;
94	5	SBIN(CNT3+1) = SBIN1;
95		SBIN(CHT3+2) = SBIN2;

.

.

		/* SORT SLAVES */
96	5	00 I = 0 TO 4;
97	6	IF SBIN2 (SORTBIN(SORT(I)) THEN
98	6	CO;
99	- 7	J = 3;
198	7	DO LIHILE $(J \ge I)$ AND $(J < 4)_i$

		Re. 31,254	
		51	52
101	8	IF SFOUND(SORT(J)) THEN SORT(J+1) = SORT(J);	
103	8 ·	J = J - 1;	
184	8	EQ;	
135	7	SORT(I) = CNT;	
106	7	I = 4;	
107	7	END; /* END OF IF SBIN2 THEN */	
103	6	END; /* END OF DO I */	
		/* END OF SLAVE SORT */	
109	5	SFOUND(CNT), SIGLIT(CNT) = OFFH;	
110		SCRTBIN(CNT) = SBIN2;	
111	5	IF CNT < 4 THEN CNT = CNT + 1:	

111	-5	IF CNT < 4 THEN CNT = CHT + L:
112	5	ELSE CNT = 9;
114	5	I = 0;
115	5	DO WHILE (SFOUND(CNT) = TRUE) AND (I < 5);
116	6	IF CNT < 4 THEN CNT = CNT + 1;
113	6	ELSE CNT = 0;
119	5	$\mathbf{I} = \mathbf{I} + 1;$
128	6	END;
121	5	IF I = 5 THEN BINCNT = 0FFH; /* SLAVE COARSE FINISHED */
123	-	ELSE CNT4 = (CNT3:= CNT + CNT + CNT) + CNT; /* CNT3 = 3*CNT */ /* CNT4 = 4*CNT */
		/*CLEAR FINE HISTOGRAM TABLE */
124	5	DO I = 0 TO SFH;
125	6	FFBIN(I) = 0;
126	6	END; /*END CLEAR FINE HISTOGRAM TABLE */
127	5	END; /* CALCULATE SLAVE FINE */
123	4	ENFIBLE:

END; /* END FINE HISTOGRAM */ 129 4

ELE /*INCREMENT COARSE TABLE */ 00; 139 3 IF BINCNT < OFH THEN 121 4 172 4 60; CFBIN(PTR) = CFBIN(PTR) + 1; 123 5 IF CFBIN(PTR) = 76H THEN /* 122D */ 124 5 DO; /*CHECK MASKS SEE IF SLAVE HAS EEEN FOUND YET; IF NOT, 125 5 SET HASK FOR SLAVE FINE */ DISABLES 106 6 TEMP9 = PTR + 0CH; /* TEMP9 = PTR + 12D */ 127 - 6 IF (TEMPO - MASK(O)) > 16H THEN 123 - 5 129 6 (0)

.

h

SLAVESCOARSE

148 7 IF (TEMP8 - MASK(1)) > 16H THEN 141 **CO;**

142 8 IF (TEHFO - MASK(2)) > 18H THEN 143 10; 3 144 IF (TEMP8 - MASK(3)) > 18H THEN 3 145 9 CO; 146 19 IF (TEMP9 - HASK(4)) > 18H THEN 147 10 00; 148 11 IF PTR > 16H THEN 149 11 **60;**

		Re. 31,254	54
		53	V T
159 151		IF PTR < PTRNAK THEN DO; /* FORM ANOTHER HASK */	•
152 153 155 155	15 13	MRSK(NEXT) = PTR; IF NEXT < 4 THEN NEXT = NEXT ELSE NEXT = 0; I = 0;	+ 1;
157 158 160	17 14 14 14	DO WHILE (MASK(HEXT) \langle OFFH) IF NEXT \langle 4 THEN NEXT = NE ELSE NEXT = 0; I = I + 1; FND;	AND (1 (5); XT + 1;

162	14	
163		IF I = 5 THEN BINCNT = 3FH: /* COARSE HISTOGRAM COMPLETE */
165	13	END; /* END OF FORM ANOTHER MASK */
166		END;
		EHD;
167		END;
163	10	
163	9	END;
178	8	END;
171		END;
		ENABLE
172	_	END; /* END OF IF CFBIN(PTR), THEN */
173	5	
174	5	END; /* END UP IF DIGUGUS INC. **
175	4	END; /* END OF COARSE HISTOGRAM */
176		END: /* END OF INITIAL IF STATEMENT */
177	-	PETUFN;
		END ELAVERCORRES
173	2	

.

-

۹

٠

ISIS-II PL/M-88 V3. 8 COMPILATION OF MODULE SLAVEFINEMODULE OBJECT MODULE PLINCED IN F1:SLVFIN.CEJ COMPILER INVOKED BY: PLM98 F1:SLVFIN.SRC

END OF FLOH-39 COMPILATION ELAVERFINE

265 LINES SEAD 3 FROGRAM ERROR(S)

CODE AREA BIZE= 8375H885DVERIABLE AREA BIZE= 00000H30VERIAM STRCK SIZE= 00004H40

MODULE INFORMATION:

SCATE(21 APR 78) SDEBUG SPRGENIDTH(96) STITLE('SLAVESFINE')
.

- ,

- 04/21/78 */ J. DELANO /* DECLAR JDC 12780, 22506]
- SLAVEFINE #MODULE: 1 DO; /* BEGINNING SLAVE FINE FROGRAM MODULE */

/* LORAN C PROGRAM DECLARATIONS */

- DECLARE LIT LITERALLY 'LITERALLY', 2 1 DOL LITERALLY 'DECLARE';
- DOL EXT LIT 'EXTERNAL' 3 PUB LIT (PUBLIC')

/* DISPLA CECLARATIONS */

- OCL (DIGIT, DSDIG, DISPL DISP2) BYTE EXT; 4 1
- DCL (SEGNIL SEGNIL NECCLINECCLINECCUL SIGLIT) (6) BYTE EXT: 5 1
- 1 DOL INI LIT '6E4H' 5
 - OUT1 LIT 'GEGH'
 - CUT2 LIT (GESH)
 - OUT3 LIT (DEAH)
 - OUT4 LIT '9E5H',
 - CUTS LIT (GEGH'S

/* BISCO AND ECOID DECLARATIONS */

- DCL (BING, BINL BIN2, SCDO, SCD1, SCD2, SCD3, SCD4, SCD5) BYTE EXT: 7 1
- CCL (BINPTR, SCOPTR) HODRESS EXT: 8 1

/* NO GLOEAL DECLARATIONS USED SEG7 */

- /* READ DECLARATIONS */
- DOL TRUE LIT 'OFFH'; 9 1
- DOL FOREVER LIT WHILE TRUE 10 1
- OCL MUNCON BYTE ENT: 11 1
- OCL (NUMB, MUX1, MUX2, NUX3, MUX4, MUX5, MUX6, MUX7) BYTE EXT; 12 1
 - * MASTERICOARSE CECLARATIONS */
- CCL (MECOND, MCOUNT, MASETR, FHEETR, FHASER, CORRELATE) BYTE EXT; 12 1
- DOL HTIME(24) SYTE EXT. 14 1
- 15 1 CCL (IFHASE(3) BYTE EKT)
- DCL (MEING, HEIN1, HEIN2) BYTE EXT. 15 1
- DOL (TEMP9, TEMP1, TEMP2) BYTE EXT, 17 - 1
- DOL (MREF9, MREF1, MREF2, MPRED9, MPRED1, MPRED2) BYTE EXT. 13 1

SLAVEFFINE

- DCL ELAPTIN BYTE EXT. 19 1
- 29 DCL NPHASA LIT (1100\$10108); 1
- DCL MPHASE LIT (1001\$11118') 21
- 22 DCL SFHAEA LIT (1111\$1801B() 1
- 23 1 CCL SFHASB LIT /1010\$11008/

/* HASTERSFINE CECLARATIONS */

- DCL (MPHASEA, HPHASEB, HPHASEC, MASCNT) HODRESS EXT; 24 1
- 25 1 DOL MPHASED (4) ADDRESS EXT:
- 26 i DCL (PLSCNT, SHONT, SKYHAVE, RIGHT, LEFT) BYTE EXT;
- 27 1 DOL (SUBB, SUB1, SUB2, TEMPAB, TEMPA1, TEMPA2) BYTE EXT;

57

58

•

- DCL. (GRIB, GRIL GRIZ, MSUMB, MSUML MSUM2, MSUMB) BYTE EXT, 29 1
- DCL (COHERENCY, UPPLIN, FASTSETL, INTEGRATION) ADDRESS EXT: 29
- CCL (MAXINT, INTEGRATM, SIGMAND, SIGMANL) ADDRESS EXT, 30
- DCL (FRETIMED, FRETIMEL PRETIME2) BYTE EXT: 31
- 32 DCL (CORRECT9, CORRECT1, CORRECT2) BYTE EXT;
- 33 DCL (CYCLESERREN, HSHO, HSHL, MSN2) BYTE EXT;
- 34 DCL PHASEDASTORE (4) ADDRESS EXT;

/* SLAVESCOARSE DECLARATIONS */

- DCL (SFOUND, SORTEIN, SORT) (5) BYTE EXT; 35
- CCL HRSK (5) BYTE EXT: 36
- 37 CCL CFBIN (128) BYTE EXT;
- DCL FFBIN (96) SYTE EXT: 38 1
- 39 1 DCL (BINTHEO, BINTHEL BINTHE2) BYTE EXT:
- DCL (PTR, MPTR, BINCNT, PTRNRX) BYTE EXT; 49 1
- DCL (CNT, CNT2, CNT4, NEXT) BYTE EXT; 41

/* SLAVESFINE DECLARATIONS */

- CCL (SBIND, SBINL SBINZ, SCO, SCL, SC2, SC3, SLO, SLL, SL2, SL3) BYTE EXT. 42 1
- CCL (SNUMB, PHASOUT, PHIO, PHIO) BYTE EXT; 43 1
- OCL (SLVCHT, INTEGRATS, SPHASER, SPHASEB, SPHASEC) ADDRESS EXT; 44 1
- DCL (SIGNASO, SIGNASI) ADDRESS EXT; 45 1
- DCL SFHASED (4) ADDRESS EXT; 46 1
- DCL (SIGMASA, SIGMASA, LOOP\$FACTOR) (5) ADDRESS EXT; 47 1
- DCL (SBIN, SSNK) (15) SYTE EXT; 48 1
- DCL (SC, SL) (20) SYTE EXT: 49 1
- DCL (REJECT, CYCLESEERSS, SCOUNT, SKYNAVES, RIGHTS, LEFTS, N. POWER) (5) BYTE EXT; 58 1
- DCL (SLYCNTX, SLYCHTY, SPHEER, SPHEEB, SPHEEC) (5) HODRESS EXT; 51
- DCL SPHSED (5) STRUCTURE (DECISION (4) ADDRESS) EXT; 52
- DCL (SFREDO, SFRED1, SPRED2) BYTE EXT; 53

DCL (SSNO, SSN1, SSN2) BYTE EXT; 54 1

/* TIPEOUT CECLAFATIONS */

.

- DCL (X, Y, Z) ADDRESS EXT: 55 1
- 56 1 DCL (HINUSIGH, HISTOLIM) BYTE EXT;

* HAIN DECLARATIONS */

- DCI. PRETIME(13) SYTE EXT: 57 1
- OCL PREPTR SYTE EXT: 56 1
- 59 OCL (I, J, K) BYTE EXT. 1
- 50 1 DCL MBCD (6) BYTE EKT;
- COL DUMMY HODRESS EXT: 61

SLAVESFILE

62 1 DCL THELE (6) BYTE EXT:

/* ENTERNAL PROCEDURE CALLS - NONE */

/* SLVFIN MAL 12358, 263761 H HURST 84/21/78 */

.

63 1 SLAVE FINE: PROCEEURE PUB;

/* INITIALIZE SLAVE VARIABLES */ 64 2 SNURB = SHR(PRETIME(FREPTR) - 40H, 5);

.

-

60

.

.

I

I.

59

- 65 2 SPRED2 = FRETINE(PREPTR) AND OFH:
- 66 2 SPRED1 = PRETIME(PREPTR = PREPTR = 1);
- 67 2 SPREDO = FRETINE(PREPTR = PREPTR 1);
- $68 \quad 2 \qquad PREPTR = PPEPTR + 5;$
- 69 2 J = (K:= SHL(SNUMB, 2)) SNUMB; /+K = 4+SNUMB, J = 3+SNUMB+/
- 78 2 SBING = SBIN(J);
- 71 2 SBIN1 = SBIN(J+1);
- 72 2 SBIN2 = SBIN(J+2);

73 2 508 = 50(K);

 $7.1 \quad 7 \quad C(3) = C(2)$

-74	2	SL0 = SL(K);
75	2	SC1 = SC(K:= K+1);
76	2	$\mathbf{SLI} = \mathbf{SL}(\mathbf{K});$
\overline{a}	2	SC2 = SC(K:= K+1);
78	2	SL2 = SL(K);
79	2	SC3 = SC(K;= K+1);
88	2	9.3 = 9.(K);
91	2	SPHASEA = SPHSEA(SNUMB);
82	2	SPHASEB = SPHSEB(SNUMB);
83	2	SFHASEC = SFHSEC(SNUMB);
84	2	SPHASED(0) = SPHSED(SNUMB), DECISION(0);
23	2	SPHASED(1) = SPHSED(SHUMB), DECISION(1);
36	2	SPHASED(2) = SPHSED(SHUAB), DECISION(2);
37	2	SPHASED(3) = SPHEED(SNUMB), DECISION(3);
68	2	SIGMASO = SIGMASA(SHUMB);
S9	2	SIGHAS1 = SIGNAS3(SNUMB);
30	2	SEVENT = SEVENTX(SNUMB);
91	2	INTEGRATS = SLYCNTY(SHUMB);

/*INITIALIZE SUB = 2510H (950.1US)*/

- 92 2 SUBB = 10H;
- 93 2 SUB1 = 25H;
- 94 2 SUB2, TEMPAR, TEMPAL, TEMPA2, FLSCNT = 0;

/ +READ FULSECOUNT */

- 95 2 OUTFUT (OUT3) = (MUXCON := (MUXCON HND 3) OR 1) + 3;
- $95 \quad 2 \qquad \text{MEM4} = \text{INFUT}(1)(1)$

97 2 IF HUX4 < 20H THEN

93 2 00;

39 3 EO WHILE FLECHT (S9H)

 $100 \quad 4 \quad \qquad \exists UTFUT(CUTE) = (HUXCON := HUXCON + 3);$

SLAVESFINE

 $131 \quad 4 \qquad \text{MUX4} = IhPUT(IN1);$

1824D0 WHILE PLSCNT = (MLX4 AND OFFOH);1835HUX4 = INPUT(IN1);1845END; /* END OF DO WHILE PLSCNT = MUX4 */

```
195 \quad 4 \qquad \qquad \mathsf{FLSCNT} = \mathsf{PLSCNT} + 16\mathsf{H}_{\mathsf{FLSCNT}}
```

/* READ HULTIFLEXER */

186 4 MUX4 = MUX4 AND 8FH;

Re. 31,254 61 OUTPUT(OUT3) = (MUXCON := MUXCON - 1);107 4 MUX2 = INPUT(IN1); 108 4 OUTPUT(OUT3) = (MUXCON := MUXCON - 1);109 4 MUX2 = INPUT(IN1);119 4 OUTPUT(OUT3) = (MLKCON := MLKCON - 1);111 4 IF (HUK1 := INPUT(IN1)) THEN SPHASEA = SPHASEA + 1; 112 4 ELSE SPHASEA = SPHASEA - 1: 114 4 IF (HUX1 := ROR(HUX1.1)) THEN SPHASEB = SPHASEB + 1; 115 ELSE SPHASEB = SPHASEB - 1 117 - 4

62

- IF (HUX1 := ROR(HUX1.1)) THEN SPHASEC = SPHASEC + 1; 118 4
- ELSE SPHASEC = SPHASEC 1; 128 4
- I = (MUX1 := ROR(MUX1, 1)) AND 3;121 4
- SPHRSED(I) = SFHRSED(I) + 1122 4

/*COMPUTE DIFFERENCE BETWEEN LATCHED TIME AND PRETIME*/

- TEMP9 = MUX2 SPRED9;123 4
- TEMP1 = HUX3 MINUS SPRED1; 124 4
- TEMP2 = MUX4 MINUS SPRED2; 125 4

/*SUBTRACT MULTIPLE OF 1888. 8US*/

- Teheo = Teneo Subo; /* 0.005 <= Teneo <= 9.805 */ 126 4
- TEMP1 = TEMP1 HINUS SUB1; 127 4
- TEMP2 = TEMP2 HINUS SUB2: 128 4

/* WILD HUMBER CATCHER */

IF ((TEHP2 OR TEMP1) () 0) OR (TEMP9) 62H) THEN TEMP9 = 31H; 129 4

.

•

SLAVEFFILE

- TEMPER = TEMPER + 4;127 3 TEMP91 = TEMP91 FLUS (3)113 1
- /*ROUND-OFF TEMPA*/
- / VEND OF DO WHILE PLECHT < 88H*/ 126 4 BIC:
- SUB2 = SUB2 FLUS (); 135 4
- 9020 = 9080 + 10H; 122 4 5061 = SUE1 7LUS 27H; 124 4
- /*ADD 1000 OUS TO SUBTRAHEND*/
- TEMPA1 = TEMPA1 PLUS 0; 132 4
- TEAPAO = TEAPAO + TEAPO;121 4

/*DIVICE TEMPA BY 8*/

139	3	TEMPA1 = SHR(TEMPA1.1);
148	3	TETPPO = SCR(TEMPHO, 1);
141	3	$TERFR1 = SHR(TEMPAL_1);$
142	3	TEPFA9 = SCR(TEPFA9, 1);
143	3	TEPPAR = SHR(TEMPAR, 1);

/*SUBTRACT 4. SUS#/ 144 3 PH19 = TEMPA9 - 31H; 145 3 PHI1 = TEMPA1 MINUS 0; . 146 3 SLYCNT = SLYCNT - 8;

63

- 147 3 INTEGRATS = INTEGRATS - 8;
- 148 3 COFRECTO, CORRECT1_CORRECT2 = 0;

/+OUTPUT PH95E CODE+/

149 3 IF (PHASOUT = PRETIME (PREPTR) AND OFGH) (JOH THEN 159 **DO**; 3

Re. 31,254

151	4	IF PHRSOUT = 10H THEN OUTPUT(OUT4) = MPHRSR:
153	4	ELSE OUTPUT(OUT4) = $PPHASE;$
154	4	END;
		ELSE
155	3	DO;
156	4	IF (PHASOUT AND 18H) > 0 THEN OUTPUT (OUT4) = SPHASB;
158	4	ELSE DUTPUT(OUT4) = SPHASA;
159	4	END: . /* END OF IF PHASOUT < 38H, ELSE */
150	3	OUTFUT(OUT3) = 9;
161	3	MUX0 = INPUT(IN1) AND 3FH;
162	3	DO WHILE MUND > 1FH; /* WAIT */
163	4	HURO = INPUT(IN1) AND JFH;
164	4	END: /* END OF DO HHILE */
		/*LOAD PHASE CODE*/
165	3	DISABLE:
166	3	OUTPUT (CUT3) = (HUXCON: = HUXCON OR BEBH); /* DISABLE F.
	-	

-

167 3 OUTPUT(OUT3) = (HUXCON = MUXCON AND SFH); /* DISABLE FINE LOOP */

64

/*LOAD PRETIME*/

- 1E8 3 OUTPUT(OUT4) = FRETIME(FREPTR - 2);
- 169 3 GUTPUT(CUTE) = MUXCON OR 10H;
- 170 3 $GUTFUT(OUT_2) = HUNCON_1$
- 171 3 OUTPUT(OUT4) = FRETIHE(FREPTR - 1),
- 172 3 CUTFUT(OUTS) = MUNCON OR 20H;
- 473 3 GUTPUT(OUTE) = HUKCON,
- 174 3 OUTFUT(OUT4) = FRETIME(PREFTR),
- 175 3 OUTPUT (OUTE) = MULICON OR ABH.
- 175 3 OUTFUT(OUTS) = (MUXCON = MUXCON AND OFH); /* ENABLE FINE LOOP */

177 3 ENHELE

ATEST FOR EARLY GROUND WAVE #2

ELEVERFINE

173	3	TEMP9 = TRUE
179	3	IF SPHASEA > COHERENCY THEN
189	3	DO;
181	4	IF SPHASEB > COHERENCY THEN
182	4	DO;
183	5	IF SPHASEC > COHERENCY THEN
184	5	CO;

		Re. 31,254
		65
185	6	IF SPHRSEC (UPRLIN THEN
186	6	CO;
187	7	IF SPHASEB < UPRLIN THEN
188	7	DO;
189	8	IF SPHASEA (UPRLIM THEN TEMPO = 0;
191	8	END;
192	7	END;
193	6	END;
194	5	END;
195	4	END;
196	3	IF TEMPO THEN
197	3	(ja);
198	4	IF (I:= SKYNAVES(SNUMB)) < 4 THEN I = θ_i

66

.

-

•

· ·

I

•.

'n

•

• .

200	4	ELSE I = I - 3;
291	4	IF I $>$ 3 THEN I = 3;
203	4	CGRRECT2 = OFFH;
284	4	CO CRSE I;
285	5	DO;
286	6	CORRECTO = 78H; CORRECT1 = 8FEH;
298	6	EiD;
2 8 9	5	CO; /* CRSE 1 */ /* CORRECT = -50.0US */
218	6	CORRECTO = OCH: CORRECT1 = OFEH:
	6	END;
213	5	CO;
214	6	CORRECTO = OASH; CORRECT1 = OFDH;
	~	Chin.

216	6	
217	5	DO; /* CRSE 3 */
		/* CORRECT = -78.9US */
218	6	CORRECTO = 44H; CORRECT1 = OFDH;
228	6	END;
221	5	END; /* END OF DO CRSE */
222	4	CYCLEFERRIS (SNUMB) = TRUE:
223	4	SPHASER, SPHASEB, SPHASEC = 8000H;
224	4	SLYCNT = INTEGRATION:
225	4	SSNX(J), SCOUNT(SNUMB), SKYNAVES(SNUMB), LEFTS(SNUMB), RIGHTS(SNUMB), N(SNUMB), SPHASED(8), SPHASED(1), SPHASED(2), SPHASED(3) = 0;
226	4	INTEGRATS = MAXINT;
227	4	EHD;
228	3	if slycht < 8 Then
223	3	DO;
		SLAVEFFINE

.

- 220 4 SPHASEA, SPHASEE, SPHASEC = SOCOH;
- 231 4 SLVCHT = INTEGRATION:
- 222 4 END;

.

- 233 3 IF SFHASED(0) > SFHASED(3) THEN
- 234 3 00;

		67
235	4	X = SPHRSED(3);
226	4	Y = SPHASED(0);
237	4	END;
		ELSE
238	3	DO;
239	4	X = SPHASED(0);
248	`4	Y = SPHASED(3);
241	4	EHD;

/*TEST FOR NO CORRECTION DECISION*/

- 242 3 IF (X + SIGHASE) > Y THEN /* LEFT/RIGHT DECISION BALANCED */
- 243 3 DO;
- IF SPHASED(1) > (SPHASED(2) + SIGNASO + SIGNASI) THEN

Re. 31,254

68

.

•

.

245	4	CO;
246	5	SSNK(J) = HIGH(INTEGRATS);
247	5	INTEGRATS = MAXINT;
248	5	CYCLE\$ERR\$S(SNUHE), LEFTS(SNUHE), RIGHTS(SNUHE), SPHASED(0), SPHASED(1), SPHASED(2), SPHASED(3) = 0;
249	5	SCOUNT(SNUMB) = SFCH; /* -3 */
258	5	END;
251	4	END;
		ELSE
252	3	DO; /*TEST FOR CORRECT LEFT/RIGHT DECISION*/
253	4	IF SPHASED(3) > SPHASED(0) + SIGMAS1 THEN
254	4	CO;
255	5	PHASED \$STORE(0) = SPHASED(0);
256	5	PHASED # STORE(1) = SPHASED(1);
257	5	PHRSED#STORE(2) = SFHRSED(2);
258	5	FHRSED#STORE(3) = SPHRSED(3);
259	5	SPHASED(8), SPHASED(1), SPHASED(2), SPHASED(3) = 0;
268	5	INTEGRATS = MAXINT:

200	2	IN(EUKHIS = MHXIN)
261	5	IF (SCOUNT(SNUHB) := SCOUNT(SNUHB) + 1) = 1 THEN
262	5	CO; /* CORRECT RIGHT */
		/* CORRECT = +10. 6US */
253	6	CORRECTO = 64H;
264	6	SKYMAYES(SHUMB) = SKYMAYES(SHUMB) + 1;
265	5	CYCLEFERRIS(SNUMB) = TRUE;
266	6	SSNX(J), SCOUNT(SNUMB), LEFTS(SNUMB), N(SNUMB) = 0;
267	6	IF (RIGHTS(SNUMB) := RIGHTS(SNUMB) + 1) > 1 THEN
363	5	60;
269	÷	SPHASEA, SPHASEB, SPHASEC = 8000H;
273	- i	SLYCHT = INTEGRATION;
271	7	END;
272	5	END; /* END OF CORRECT RIGHT */
273	5	END; /* END OF CORRECT RIGHT DECISION */
		ELSE
274	4	20; /*TEST FOR CORRECT LEFT DECISION*/
		22.07E#Fline

2755IFSPHASED(0)>SPHASED(3)+SIGHAS1THEN276500;

277 6 PHASED#STORE(0) = SPHASED(0); 278 6 PHASED#STORE(1) = SPHASED(1);

		Re. 31,254	
		69	
279	6	FHASED FSTORE(2) = SPHASED(2);	
238		PHASEDsstore(3) = SPHASED(3);	
261	6	SPHHSED(0), SPHHSED(1), SPHHSED(2), SPHHSED(3) = 0;	
282	6	INTEGRATS = MAXINT;	
283	6	IF $(SCOUNT(SNUMB) := SCOUNT(SNUMB) + 1) = 1$ THEN	
234	6	DO; /* CORRECT LEFT */	
		/* CORRECT = -10.005 */	
285	7	CORRECTOR = 9CH; CORRECT1_CORRECT2 = 0FFH;	
287	7	IF SKYHRYES(SNUMB) > 9 THEN SKYHRYES(SNUMB) = SKYHRY 1;	es(shume)
289	7	CYCLESERRSS(SNUMB) = TRUE;	

	1	
290	7	SSNX(J), SCOUNT(SNUMB), RIGHTS(SNUMB), N(SNUMB) = 0;
231	7	IF (LEFTS(SNUMB) := LEFTS(SNUMB) + 1) > 1 THEN
292	7	DO;
293	3	Sphasea, Sphaseb, Sphasec = $8000H_i$
294	8	SLYCHT = INTEGRATION;
235	3	END;
296	7	END; /* END OF CORRECT LEFT */
237	6	END; /* END OF CORRECT LEFT DECISION */
298	5	END; /*END OF TEST FOR CORRECT LEFT DECISION*/
239	4	END; /*END OF TEST FOR CORRECT LEFT/RIGHT DECISION*/
368	3	IF (I:= N(SNUMB)) (ORH THEN
381	3	DO
382	4	IF I < 3 THEN
202	4	DO CASE I:
304	5	00; /* CRSE 8 */
205	6	SBING = SBING + PHIG;
236		SBIN1 = SBIN1 PLUS FHI1;

100	0	SEINI = SEINI PLUS FRIIS
307	6	SBIN2 = SBIN2 PLUS PHI1:
208	6	SBING = SBING + CORRECTO;
389	6	SEINI = SEINI PLUS CORRECTIO
310		SBIN2 = SBIN2 FLUS CORRECT2:
344	6	SC3 = SBIN0 + SBIN0;
112	6	SC1 = SBIN1 FLUS SBIN1;
313	5	902 = 381N2 PLUS S61N2
314		SCD = 3;
015	5	IF FOWER(SNUMB) = 1 THEN N(SNUMB) = 1:
117		LOOPSFROTOR(SNUMB) = 2; FOWER(SNUMB) = 1;
319		END; /* END CASE @ */
120	5	00; /* CASE 1 */
221	5	5C0 = 3C0 + FHI0;
322		501 = 501 FLUS FHI1:
	6	302 = 302 FLUS FHI1;



/* 502 = 0 */

SEINE = SCE + SHR(LOW(LOOP\$FACTOR(SNUME)), 1); 324 - 5 125 6 SBIN1 = SC1 PLUS 0;

		Re. 31,254		
		71		
325	6	SBIN2 = SC2 PLUS 8; /* ROUND-OFF */		
327	6	SBIN2 = SHR(SBIN2, 1);		
328	6	SBIN1 = SCR(SBIN1, 1);		
329	6	SBING = SCR(SBING, 1);		
330	6	SC0 = 5C0 + 5C0; /* 5C = 4+501N */		
331	6	SC1 = SC1 PLUS SC1;		
332	6	SC2 = SC2 PLUS SC2;		
333	6	LOOP#FACTOR(SNUMB) = 4; POWER(SNUMB), N(SNUMB) = 2;		
335	6	END; /* END CRSE 1 */		

72

.

.

.

.

.

.

336	5	DO; /* CRSE 2 */
337	6	PHIO = PHIO + SHR(LOW(LOOP\$FACTOR(SHUMB)), 2);
339	6	PHI1 = PHI1 PLUS 0;
329	5	PHI1 = ROR(PHI1, 1);
340	5	PHI0 = SCR(PHI0, 1);
341	6	SC0 = SC0 + PH10;
342	6	SC1 = SC1 PLUS PHI1:
343	6	SC2 = SC2 PLUS PHI1;
		/* SC3 = 8 */
344	6	SBING = SCG + 2i
345	6	SBIN1 = SC1 FLUS 0;
345	5	SBIN2 = SC2 PLUS 0;
347	6	00 I = 0 TO 1;
348	7	SBIN2 = SHR(SBIN2, 1);
349	7	SBIN1 = SCR(SBIN1, 1);
250	7	SBIN0 = SCR(SBIN0, 1);

-26	f	Seine = SCK(Seine, 1);
25i	7	END; /* END OF DIVIDE 5Y 4 */
252	6	510,511,512,513 = 0; N(SNUMB) = 3;
254	6	END; /* END CRSE 2 */
355	5	END; /* END OF DO CRSE N */
		ELSE
356	4	DO; /* IF 2 < N < 10 */
157	5	SL0 = SL0 + PHI0;
353	5	SL1 = SL1 PLUS PHIL
259	5	5L2 = 5L2 PLUS FHI1:
360	-	SL3 = SL3 PLUS PHIL:
251	Ę	TEMPAR = SLO + SHR(LOOP\$FACTOR(SNUMB), 1);
262	-	TEMPH1 = SL1 PLUS 0;
367		TEPPA2 = SL2 PLUS 0;
264	-	TEHP2 = SL3 FLUS 0;
	5	00 I = 0 TO POWER(SNUMB) - 1;
366	-	TEMP2 = ROR(TEMP2, 1); /* TEMP2, SL3 FILLIANS 0 OR OFFH */

-267 - 6 TEMPR2 = SCR(TEMPR2, 1);**SLAVE**#FINE

• 363 6 TEMPA1 = SCR(TEMPA1, 1); 369 5 TEMPHO = SCR(TEMPHO, 1); 370 6 END; /* END OF DIVIDE BY 2**POWER */

.

74

۹

.

73

SCa = SCa + TEMPRe; 371 - 5 SCI = SCI PLUS TEMPAL 372 SC2 = SC2 PLUS TEMPR2 373 5 SC3 = SC3 FLUS TEPP2: 374 5 TEHPAO = SLO + SLO; 375 - 5 376 TEMPA1 = SL1 PLUS SL1; - 5 TEMPR2 = SL2 PLUS SL2 377 -5 TEMP2 = SL3 PLUS SL3; 378 - 5

S81N0 = SC0 + TEMPRO;379 SBINL = SC1 PLUS TEMPAL 380 SBIN2 = SC2 PLUS TEMPR2 381 J

4

• TEMP2 = SC3 PLUS TEMP2: 382 5

SBING = SBING + SHR(LOOP\$FACTOR(SHUMB), 1); 383 5 SBIN1 = SBIN1 PLUS 8; 384 5 SBIN2 = SBIN2 PLUS 0; 385 5 TEHP2 = TEHP2 PLUS 0; 386 5 DO I = 0 TO POWER(SNUMB)-1; 387 5 ı. TEPP2 = SHR(TEPP2, 1);388 6 • SBIN2 = SCR(SBIN2, 1); 389 6 SBINL = SCR(SBINL 1); 399 6 SBING = SCR(SBING, 1); 391 6 END; /* END OF DIVIDE BY 2**POHER */ 392 6 5L8 = 5L8 + 5L8; 393 5 SL1 = SL1 PLUS SL1: 394 5 512 = 512 PLUS 512 395 5 SL3 = SL3 PLUS SL3; 396 5

297	5	SC0 = SC0 + SC0;
293	5	5C1 = 5C1 PLUS SC1;
309	5	SC2 = SC2 PLUS SC2;
420	5	SC3 = SC3 PLUS SC3;
401	5	LCOP\$FACTOR(SNUMB) = LOOP\$FACTOR(SNUMB) + LOOP\$FACTOR(SNUMB);
192	5	FOWER(SNUMB) = POWER(SNUMB) + 1; N(SNUMB) = N(SNUMB) + 1;
484	5	END; /* END OF IF N < 3, ELSE */
495	4	END; /* END OF IF N < 10, THEN */
		ELSE
486	3	50; /* IF N > 9 */
197	4	SL9 = EL9 + PHI9;
168	4	ELI = ELI PLUS PHII:
199	4	SL2 = SL2 PLUS PHI1
410	4	SLI = FLI PLUS FHI1
-11	4	TEMPAR = SL1 + SHR(HIGH(LOOP\$FACTOR(SNUMB)), 1);
412	4	TEHPA1 = SL2 PLUS 0;
412	1	TEMPR2 = 9L3 PLUS B;

TEHPH2 = ROR(TEMPH2, 1);/* TEMPA2 SL3 ALLARYS 8 OR OFFH */ 414 4 SLAVEFFINE

415 4 TEMFAL = SCR(TEMPAL 1); 416 4 TEMPHO = SCR(TEMPHO, 1);

.*

		75
417	4	SCO = SCO + TEMPAO;
418	4	SC1 = SC1 PLUS TEMPAL:
413	4	5C2 = 5C2 PLUS TEMPR2;
428	4	SC3 = SC3 PLUS TEMPA2;
421	4	TEP:1998 = 51.0 + 51.0;
422	4	TEMPA1 = SL1 PLUS SL1;
423	4	TEMPR2 = SL2 PLUS SL2;
424	4	TEMP2 = SL3 PLUS SL3;
425	4	TEMPRO = SCO + TEMPRO;
426	4	SBING = SC1 PLUS TEHPAL
427	4	SBIN1 = SC2 PLUS TEMPR2;

76

.

428 4 SBIN2 = SC3 PLUS TEMP2;

429 4 SEINO = SEINO + SHR(HIGH(LOOP#FACTOR(SHUME)), 1); /* ROUND-OFF */

439 4 SBIN1 = SAINI PLUS 0;

431 4 SBIN2 = SBIN2 PLUS 8;

432 4 SBIN2 = SHR(SBIN2, 1);433 4 SBIN1 = SCR(SBINL 1); 434 4 SBINO = SCR(SBINO, 1);

435 4 END; /* END OF IF N < 18, ELSE */ ..

436 3 IF INTEGRATS < 88H THEN 437 3

443 5

441 5

442 6

00;

/* TEST FOR PHASOR BALANCE */

433 4 IF (X + (Z = SHR(SIGMASO, 1))) > Y THEN 439 4

CO:

IF SPHASED(1) > SPHASED(2) THEN

301

X = SPHASED(2);

4.475 <u>, an</u> - 11、二、合われらの内容とさく。

443	6	Y = SPHASED(1);
444	6	END;
		ELSE
445	5	50;
446	6	X = SPHASED(1);
447	5	Y = F H H SED(2);
448	6	END;
449	5	IF $(X + Z) > Y$ then reject(snumb) = true; /* All phasors balanced */
451	5	EHD;
452	4	SPHASED(0), SPHASED(1), SPHASED(2), SPHASED(3), SSNX(J) = 0;
453	4	INTEGRATS = MAXINT;
454	4	CYCLEFERRFS(SNUMB) = TRUE;
455	4	
		** RETURN VARIABLES TO SLAVE ARRAYS */
455	2	SO(1) = SO(2)
457	3	$\mathfrak{SL}(K) = \mathfrak{SL}(K)$
453		SO(K) = K-1) = SO2i
159	3	$\mathfrak{SL}(k) = \mathfrak{SL}_{2}$

.

469 3 SO(K) = K-1) = SO11461 3 SL(K) = SLL

SLAVEFFINE

462 3 SC(K) = K-1) = SC0;463 3 $\mathfrak{L}(K) = \mathfrak{L}\mathfrak{B}_{K}$

78

77

- SBIN(J) = SBING; 464 3
- SBIH(J := J+1) = SBINL465 3
- SEIN(J = J+1) = SBIN2;455 3
- SPHSER(SNUMB) = SPHASEA; 467 - 3
- SPHSE2(SHUHB) = SPHRSEB; 468
- SFHSEC(SHUIRB) = SPHRSEC; 469 3
- SFHSED(SHUMB) DECISION(0) = SPHASED(0); 479 3.
- SFHSED(SNUMB), DECISION(1) = SPHASED(1); 471 3
- SPHSED(SHUNG) DECISION(2) = SPHASED(2); 472 3
- SPHSED(SNUMB) DECISION(3) = SPHASED(3); 473 3

SLYCHTX(SNUMB) = SLYCHT; 474 3

- SLYCNTY(SHUMB) = INTEGRATS; 475 3
- /* END IF PLISCHT & 20H, THEN */ 476 3 END.

/* IF PLSCNT >= 20H */

IF (PHASOUT = PRETIME (PREPTR) AND UFOH) (30H THEN

IF (FHASOUT AND 16H) = 16H THEN OUTPUT(OUT4) = SPHASE;

IF PHASCUT = 10H THEN OUTPUT(OUT4) = IPHASA;

END: /*END OF IF PHASOUT & 30H, THEN#/

END, / HEND OF IF PHASOUT (38H, ELSE*/

CO;

CO;

ELSE

(i);

477 2

478 3

479 3

484 3

4

4

4

4

4

4

460

462

483

485

487

488

ELSE

/+OUTFUT PHASE CODE+/

(IJTFUT(GUT4) = PRETIME(FREPTR-1)) 539 3

- -499 CUTFUT (GUTE) = HUNCON
- (0) (0) (0) (0) (0) = (0) (0) (0 (0) (0755 .
- 497 2 OUTPUT(OUT4) = PRETIME(PREPTR-2)
- 2-LUAD FRETHER/
- 495 CUTFUT(CUT3) = (HURCCN:=HURCCN HND SFH); -
- CUTFUT (CUTE) = (HUXCON HALKCON OR OBOH); /+DISABLE FINE LOOP+/ 495 3
- DISABLE 494 3
- /+LOAD FHASE CODE+/
- 492 4 /+ END OF DO WHILE #/ 493 END; 4
- /* WAIT */ CO WHILE MUX0 > 1FH: 491 3

MUX9 = INPUT(IN1) AND SFH:

ELSE OUTFUT(OUT4) = IPHASB;

ELSE UUTFUT(OUT4) = SFHASA

- 499 3 HUNG = INPUT(IN1) AND SFH.
- CUTPUT(OUTS) = 8;489 3

- OUTFUT(GUTS) = HURCON OR 20H; <u>-91</u> 502 3 OUTPUT(OUTE) = MUOTEN,STREETINE
- 503 OUTPUT(OUT4) = PRETIME(PREPTR); - 3
- 504 OUTFUT(GUT3) = HUXCON SR 40H 3
- /* ENABLE FINE LOOP */ 585 (OUTFUT(OUT3) = (MUXCON:= MUXCON AND OFH); 2
- 596 ENFIBLES

Re. 31,254 79 507 3 END; /* END OF IF PLSCNT < 2014 ELSE */

80

. .

588 2 END SLAVESFINE:

509 1 END SLAVEFINE THOCULE:

HODULE INFORMATION:

•

•

•

1

•

CODE FREA SIZE= 0F60H3936DVARIABLE FREA SIZE= 0000H6DMAXIMUM STACK SIZE= 0002H2D692 LINES READ= 0002H2D9 PROGREM EPROR(S)= 0002H

END OF PL. M-68 COMPILATION

INTERFERENCE#CHECK

ISIS-II PL/M-80 V3. 0 COMPILATION OF MODULE INTERFERENCECHECKMODULE OBJECT MODULE PLIACED IN :F1:INTCHK. OBJ COMPILER INVOKED BY: PLM80 :F1:INTCHK. SRC

> SUATE(18 APR 78) SUEBUG

\$PAGEHIDTH(96) \$TITLE('INTERFERENCE\$CHECK')

/* DECLAR JDC 12788, 225861 J. DELANO 84/18/78 */

. .

INTERFERENCESCHECKSMODULE: DO; /* BEGINNING INTERFERENCE CHECK PROGRAM MODULE */

/* LORAN C PROGRAM DECLARATIONS */

- 2 1 DECLARE LIT LITERALLY (LITERALLY) DCL LITERALLY (DECLARE)
- 3 1 DOL EXT LIT 'EXTERNAL', PUB LIT 'PUBLIC';

/* DISPLA DECLARATIONS */

- 4 1 OCL (DIGIT, DSDIG DISP1, DISP2) BYTE EXT,
- 5 1 DOL (SEGHL SEGHL NECDL NECDL NECDL NECDL SIGLIT) (6) BYTE EXT:
- 6 1 DCL IN1 LIT '0E4H',
 - OUT1 LIT '0E8H'
 - OUT2 LIT (8E9H)
 - OUT3 LIT 'EEAH',
 - OUT4 LIT '8E5H',
 - OUT5 LIT (6E6H/)

82

/* BSECD AND BCD38 DECLARATIONS */

81

- 7 1 DCL (BING, BINL SIN2, ECCG, ECDL BCD2, BCD3, BCD4, BCD5) BYTE EXT,
- 8 DCL (BCOPTR, BINPTR) HODRESS EXT,

/* NO GLOBAL DECLARATIONS USED SEG7 */

/* READ DECLARATIONS */

- 9 DCL TRUE LIT 'REFH'; 1
- 19 1 DOL FOREVER LIT 'WHILE TRUE';
- 11 DCL MURCON EYTE EKT;
- 12 DCL (MUX8, HUX1, HUX2, MUX3, HUX4, HUX5, HUX5, HUX7) BYTE EXT;

/* MASTER&COARSE DECLARATIONS */

- 13 1 DCL (NFOUND, ACCUNT, MASPTR, PHASER, CORRELATE) BYTE EXT;
- 14 DCL HTIME(24) BYTE EXT;
- 15 DCL MPHASE(8) BYTE EXT,
- 16 1 DCL (MBING, MBINL, MBIN2) SYTE E(T)
- 17 DCL (TEMP8, TEMP1, TEMP2) BYTE EXT; - 1
- 18 1 DCL (MREF0, MREF1, MREF1, MREF2, MRED0, MPRED1, MPRED2) BYTE EXT;

INTERFERENCE ICHECK

- DOL ELAPTIM BYTE ENT: 19 1
- 29 DCL MPHASA LIT '1100\$1010B';
- 2 DCL NPHASE LIT '1001\$1111B';
- 22 DCL SPHASA LIT 1111\$19918';
- 23 DCL SPHASE LIY '1016\$11008'; 1

/* MASTERSFINE DECLARATIONS */

- 24 DCL (MPHASEA, HPHASEB, HPHASEC, MASCHT) ADDRESS EXT;
- 25 1 DCL MPHASED (4) ADDRESS EXT;
- **26** 1 DCL (PLSCNT, SWCHT, SKYWRVE, RIGHT, LEFT) BYTE EXT;
- 27 DCL (SUB9, SUB1, SUB2, TEMPA9, TEMPA1, TEMPA2) BYTE EXT; 1
- 28 - **1** -DCL (GRI0, GRI1, GRI2, MSUNO, MSUN1, MSUN2, MSUN3, DIVISOR, EXP) BYTE EXT;
- 29 DCL (COHERENCY, UPRLIH, FASTSETL, INTEGRATION) ADDRESS EXT;
- 30 1 DCL (MAXINT, INTEGRATH, SIGMANO, SIGMANI) ADDRESS EXT;
- H - 1 DCL (PRETIMES, PRETIMEL, PRETIME2) BYTE EXT;
- 12 1 DCL (CORRECTS, CORRECTL CORRECT2) BYTE EXT;
- 33 1 DCL (CYCLESERRAM MSNO, MSNL, MSN2) BYTE EXT;

/* SLAVE COARSE DECLARATIONS */

- DCL (SFOUND, SORTBIN, SORT) (5) EYTE EXT; 34 1
- 35 1 DCL MASK (5) BYTE EXT;
- 36 1 DCL CFBIN (129) BYTE EXT:
- 37 1 DCL FFBIN (36) BYTE EXT:
- 38 DCL (BINTHEO, BINTHE1, BINTHE2) BYTE EXT. - 1
- 39 1 DCL (PTR, MPTR, BINCNT, PTRMAX) BYTE EXT.
- 48 DCL (CHT, CHT3, CHT4, NEXT) BYTE EXT; 1

/* SLAVENFINE DECLARATIONS */

- DCL (SEINO, SBINL SSIN2, 500, 501, 502, 503, 510, 511, 512, 513) BYTE EXT; 41 1
- 42 1 DCL (SNUMB, PHASOUT, PHIO, PHII) BYTE EXT;
- 43 1 DOL (SLVONT, INTEGRATS, EFHASEA, SFHASEB, SPHASEC) ADDRESS EXT;
- 44 1 DCL (STOMPER STGARST) PROPESS EXT.

83

- DCL SPHRSED (4) ADDRESS EXT; 45 1
- DCL (SIGNASA, SIGNASE, LOOPSFACTOR) (5) ADDRESS EXT; 46 1
- DCL. (SBIN, SSNX) (15) BYTE EXT; 47
- DCL (SC, SL) (20) BYTE EXT; 48 - 1
- DCL (REJECT, CYCLEFERRIS, SCOUNT, SKYNAVES, RIGHTS, LEFTS, N. POHER) (5) BYTE EXT; 49
- DOL (SLYCHTX, SLYCHTY, SPHSEA, SPHSEB, SPHSEC) (5) HODRESS EXT; 59
- DCL_SPHSED (5) STRUCTURE (DECISION (4) ADURESS) EXT; 51
- DCL (SPREDO, SPRED1, SPRED2) BYTE EXT; 52 - 1
- DOL (SSNO, SSNL SEN2) BYTE EXT: 53

/* TIMEOUT DECLARATIONS */

- DCL (X, Y, Z) ADDRESS EXT: 54
- DCL (MINUSIGN, HISTOLIM) BYTE EXT: 55 1

/* MAIN CECLARATIONS */

- DCL PRETIME(13) BYTE EXT: 56 1
- DCL PPEPTR SYTE EXT; 57
- DCL (L.J.K) BYTE EXT. 58
- DCL MBCD (6) BYTE EXT. 59
- DCL DUMMY SODRESS EXT. 68
- DCL TABLE (6) BYTE EAT: 61 - 1

INTCHK. HN [12350, 26376] H HURST **/**#

93/15/78 */

.

84

- **62** 1 INTERFERENCE ICHECK: FROCEDURE FUB;
- **63** Shume = 5;2
- 64 MUX6 = 8FH;/* 1911X6 = 3*SNUHB */ 2
- 65 DO WHILE SHUMB > 2; 2
- 66 SNUMB = SNUMB - 1; 3
- 67 MUX6 = MUX6 - 3;

- 68 TEMP2, TEMPAO, TEMPAL, TEMPA2 = OFFH; 3
- 69 3 IF SFOUND (SHUMB) = TRUE THEN
- 70 D0; 3
- 71 SBING = SBIN(MUK6); - 4
- 72 SBINL = SBIN(HUK6+1); - 4
- 73 SBIN2 = SBIN(MUK6+2);- 4
- DO 1 = 9 TO 4,74 4
- 75 5 IF SORT(I) = SNUMB THEN J = I;
- 77 5 END;

89

81

82

85

86

87

88

89

5

6

- 6

6

6

6

6

- IF (J=8) OR (J=4) OR ((NOT(SFOUND(SORT(4)))) AND 78 4 ((J=3) OR ((NOT(SFOUND(SORT(3)))) AND (J=2))) THEN 79 4
 - D0; IF J 🔿 0 THEN
 - D0;
 - TEMP9 = GRI3 SBIN9;
- 07 2

22	•	167871 = 6	K11	alnus	281NE
84	6	TEPP2 = G	RI2	MINUS	581112;

- K = SORT(J-1);
- $K = ROL(K_{1} + K_{2})$ /* K = 3*50RT(J-1) */

TEMPA9 = SBIN(K);

- TETPA1 = FEIN(K+1);
- TEMPR2 = SBIN(K+2);

86

•

-

.

•

85 TEMPRO = SBINO - TEMPRO; 6 TEMPAL = SBIN1 MINUS TEMPAL 6 TEMPA2 = SBIN2 MINUS TEMPA2; 6

END;

90

91 92

. 93

94

95 96

97

6

- 5

6

6

6

EX D0; $\mathsf{TEMP9} = \mathsf{SEIN9};$ TEPP1 = SBINL:

- TEMP2 = SEIN2;
- IF SFOUND(K:= SORT(1)) = TRUE THEN **98** 6 60: 2 20

	b	2°0)	
199	7	$K = ROL(K, 1) + K_{i}$	/*K = 3*50RT(1) */
191	7	TEMPRO = SEIN(K);	
182	7	TEPPA1 = SBIN(K+1);	
193	7	TE4PR2 = SBIN(K+2);	

INTERFERENCE‡CHECK

184	7	Tempro = Tempro - Seino;
185	7	TEMPAL = TEMPAL HINUS SBINL:
186	7	TEMPA2 = TEMPA2 MINUS SBIN2;
187	7	END;
108	6	END;
	5	END; /* END OF IF (J=0) OR (J=4) OR ((J=2) AND), THEN */
	_	ELSE
110	4	DO;
111	5	IF SFOUND(K:= $SORT(J+1)$) = TRUE THEN
112	5	DO;
113	6	K = ROL(K, 1) + K; /* K = 3*SORT(J+1) */
114	6	TEPPO = SBIN(K);
115	6	TEHP1 = SBIN(K+1);
116	6	TEMP2 = SBIN(K+2);
117	6	TEMP9 = TEMP9 - SEIN9;
118	6	TEMP1 = TEMP1 MINUS SBIN1;
119	6	TEMP2 = TEMP2 MINUS SEIN2;
129	6	END; ,
4.74		$M = CORT/T_AN$
121	-	K = SORT(J-1); K = ROL(K, 1) + K; /+ K = 3+SGRT(J-1) +/
122	_	
	5	TEMPAG = SBIN(K);
	5	$\frac{\text{TEPPR1}}{\text{TEPPR2}} = \frac{\text{SBIN}(K+1)}{(K+2)}$
125	2	TEMPR2 = SBIN(K+2);
126	5	TEMPRO = SBINO - TEMPRO;
127	5	TEMPR1 = SBIN1 MINUS TEMPR1.
	5	TEMPR2 = SBIN2 HINUS TEMPR2;
129	-	EHD;

129 5 EMD;

/* HULTIPLY TEMP AN	d tenipa by 8 */
---------------------	------------------

- DO I = 0 TO 2: 139 - 4
- TEHP9 = TEHP9 + TEHP9;131 5
- TEMP1 = TEMP1 FLUS TEMP1 132 5
- TEMP2 = TEMP2 PLUS TEMP2; 133 5
 - 5 51D;

134

88

.

87

DO I = 0 TO 2: 135 4 $\mathsf{TEMPR9} = \mathsf{TEMPR0} + \mathsf{TEMPR0};$ 136 5 TEMPAL = TEMPAL PLUS TEMPAL 137 5 TEMPR2 = TEMPR2 FLUS TEMPR2: 138 5

139 5

END;

/* IF TEMP OR TEMPS < 10 649. SUS. THEN REJECT SLAVE #SNUME */ IF (TEMP2 (ODH) OR (TEMPA2 (ODH) THEN REJECT (SNUMB) = TRUE; 148 4

/* END OF IF SFOUND (SMUMB) = TRUE, THEN */ END; 142 - 4

/* SHO OF DO WHILE SHUMB */ END; 143 3

END INTERFERENCESCHECK 2 144

END INTERFERENCESCHECKSMODULE: 145 1 INTERFERENCE#CHECK

MODULE INFORMATION:

CODE AREA SIZE = 02D7H	7270
VARIABLE ARIER SIZE = 0000H	9 D
NAXIMUM STACK SIZE = 0008H 221 LINES REFC	30
8 PROGRAM ERROR(5)	

END OF PL/M-88 COMPILATION

ISIS-II PL/M-98 V3. 8 COMPILATION OF HODULE SCRTMODULE OBJECT MODULE PLACED IN :F1: SQROOT. 08J COMPILER INVOKED BY: PLM28 :F1: SOROOT. SRC

> SDATE(87 JAN 78) \$DEBUG SPAGEHIDTH(96) \$TITLE('SORT')

SORT PHODULE : 00;

-

.

1

٠

01/07/78 */ H HURST /* SOROOT. HHE 12350, 263761

SORT: PROCEDURE (X) ADDRESS PUBLIC: 2 1

DECLARE X HDDRESS; 3 2

- DECLARE I BYTE: 2
- DECLARE ROOT (19) SYTE CHTA 5 2

(150,

17D,

230,

32D,

450,



.

۲

.

.

I

•

11 2 IF I > 9 THEN I = 9;

- 13 2 RETURN ROOT(1);
- 14 2 END SQRT;
- 15 1 END SORT SMODULE:

NODULE INFORMATION:

CODE AREA SIZE = 3040H	770
VARIABLE ARIER SIZE = 0003H	3D
MAXIMUM STRICK SIZE = 0002H	20
38 LINES READ	
8 PROGRAM ERROR(S)	

.

۲

END OF PL/M-S8 COMPILATION

ISIS-II PL/M-88 V3.8 COMPILATION OF HODULE READMODULE OBJECT MODULE PLACED IN :F1:FEAD. OBJ COMPILER INVOKED BY: PLM88 :F1:FEAD. SRC

\$DATE(05 AUG 77)
\$DEBUG
\$ P AGELAIDTH(96)
\$T_ITLE("READ")

1 REIAD\$HODULE: D0.

2 1 DE CLARE LIT LITERALLY 'LITERALLY', DCL LITERALLY 'DECLARE';

3 1 DOL EXT LIT 'EXTERNAL', PUB LIT 'FUBLIC';

/* DISPLA DECLARATIONS */

- 4 1 COL (DIGIT, DSDIG, DISP1, DISP2) SYTE EXT;
- 5 1 DCL (SEGNIL SEGNI2, NBCD1, NBCD2) (6) ETTE EKT;

92

Т

.

•

91

- 6 1 DOL INL LIT 'SE4H',
 - OUT1 LIT '9E8H',
 - OUT2 LIT 'BE9H',
 - OUT3 LIT 'REAH',
 - OUT4 LIT 'RESH',
 - OUTS LIT 'REGH';
- 7 1 DCL (MUNCON, MUXO) SYTE EAT;
 - READ. HAL 12358, 3134] /* H. HURST 6/38/77 **/

.

REIFO: PROCEDURE PUB; 8 - 1 9 OUTPUT (OUT3) = (MUKCON : = MUKCON AND SEH); 2

19 2 MUX9 = INPUT(IN1) AND CFH;

11 2 DO HHILE MUXO = 0; 12 MUX9 = INPUT(IN1) AND SFH: 3 13 3 END; /* END OF DO WHILE */ 14 2 END READ;

15 1 END READSMCDULE;

HODULE INFORMATION:

CODE AREA SIZE = 0024H 350 YARIABLE FREA SIZE = 00000H 30 HRXINUM STIRCK SIZE = 99900H 90 40 LINES REHO 9 PROGRAM ERROR(S)

ISIS-II PL/N-88 V3. 8 COMPILATION OF MODULE SEGTMODULE OBJECT MODULE F1_RICED IN .F1:SEG7. G6J COMPTLER INVOLED BY: PLMOB F1. SEG7. SEC

.

SURTE(12 SEP 77) \$CEBUG SFRGENIDTH(96) \$TIULE('SEG7')

SEG7# COULE: 1 D0;

•

DECLARE LIT LITERALLY 'LITERALLY' 2 -1 DOL LITERALLY (DECLARE')

DOL EXT LIT 'EXTERNAL' 3 1 FUB LIT 'PUBLIC',

/* DISPLA DECLAPATIONS */ COL (DIGIT, DSDIG, DISPL DISPL) BYTE EXT. 4 1 5 1 DICL (SEGNL SECH2, NBCD1, NECD2) (6) EYTE EXT;

• • •

94

.

.

.

4

.

.

· •

.

. 93

DOL IN1 LIT (0E4H) 6 1 OUTI LIT 'DESH', OUT2 LIT (REPH) OUT3 LIT (DEAH), OUT4 LIT 'OE5H', OUTS LIT 'REEH';

•

3/12/77 */ IN HURST /* SEG7. HUE 12259, 31341

.

7	1	SEG7: PROCEDURE (BCD) SYTE FUB;
8	2	CECLARE (I, ECD) BYTE:
9	2	DECLARE SEGMENT(17) BYTE DATA
•	-	(0\$911\$11118,
		9\$6)89\$81168,
		9\$191\$1911B,
		0\$100\$1111E,
		0\$119\$91138,
		8\$:1:13\$1191E,
		9 \$111\$11 918,
		0\$6309391115,
		8\$111\$1119,
		9\$1.18\$111B,
		9\$11159111B,
		<u>8\$111\$11998</u> ,
		0\$(311\$1981E)
		9\$191\$11108,
		3\$ <u>111</u> \$19918,
		e\$111508018,



SEGT

I=BCD; 10 2 IF ECD. OFH THEN I=10H; 11 2 RETURN SEGNENT(I); 13 2 END SEG7: 14 2

-

END) SEG7#MODULE: 15 1



•

.

50D CODE AREA SIZE = 0922H 20 VARIABLE FIREA SIZE = 2002H MAXIMUM STACK SIZE = 0000H **3D** 62 LINES REIPD O PROGRAM ERROR(S)

END OF PL/N-89 COMPILATION

.

96

•

•

95 ISIS-II PL/M-80 V3.0 COMPILATION OF HODHLE DISFLAVHOLULE OBJECT MODULE FPLACIED IN SFISDERLAUDBJ COMPILER INVOKED BY SO PLM20 SFISDERLAUEPC

\$DATE(23_AUG_77)
\$DEBLIG
\$PAGENIDTH(96)
\$TITLE("DISPLAY")
\$INTYECTOR(4,0)

DISPLAYMODULE: DO;

-

1

- 2 1 CHECLARE LI'T LITERALLY (LITERALLY) DCL LITERALLY (DECLARE)
- 3 1 CCL EXTLIT 'EXTERNAL', PUB LIT 'FUBLIC',

/* DI:EPLA CECLERATIONS */

- 4 1 DCL IN1 LIT (RE4H)
 - OUT1 LIT 'OEEH'.
 - OUT2 LIT 'DE3H',
 - OUT3 LIT 'OERH',
 - OUT4 LIT '0E5H',
 - OUTS LIT (GEGH()
- 5 1 DCL. (DIGIT, DEDIG) EVTE ENT.
- 6 1 DOL (SEGNIL SEGNIL SIGLIT) (6) EVITE ENT;

/* DEFPLA NUE 12258, 8194] IL NURST 8/22/77 */

7 DELA PROCEENRE INTERRUPT 15; - 1 8 2 OUTPUT(OUTE) = SIGLIT(DIGIT); /* TURN OFF ALL DIGITS */ 9 2 IF DIGIT = 0 THEN 10 **CO**; 2 11 \bullet IGIT = 6: 3 12 DSDIG = 10111113;3 13 END; 3 14 DIGUT = DIGIT - L2 OUTPUT(OUT1) = SEGN1(DIGIT); 15 2 OUTFUT(OUTE) = SEGN2(BIGIT)) 16 2 17 OUTPUT(OUT5) = (DEDIG:= RER(DEDIG.1)) AND EIGLIT(DIGIT), 2 18 RETURN 2 19 END DSFILA 2

20 1 END DIGPLAYAMODULES

10

25

30

97

DISPLAY

MODULE INFORT FIT I ON:

CODE AREA SILLE = 004EH	750
VARIABLE AREIA SIZE = 00000H	90
NAXINUM STIRIX SIZE = 8008H	SD
48 LINES READ	
9 PROGRAM ETRRUE(S)	

END OF PL/M-89 COMPILATION

What we claim is:

1. Apparatus for self calibrating a navigation receiver-indicator that includes an internal oscillator/clock and provides navigation information by receiving and 15 utilizing the output of said oscillator/clock to measure differences in the time of arrival of signals periodically transmitted by each of a plurality of pairs of navigation transmitters the signal transmissions from each of which are very accurately controlled on a time basis compris- 20 ing, **98**

signal arrival measurements from said pairs of transmitters to thereby achieve accurate time difference of signal arrival measurements used to plot position on said navigation chart.

3. Apparatus for self calibrating a Loran navigation receiver that provides navigation information by measuring the interrelationship in the time of arrival of signals periodically transmitted by a plurality of navigation transmitters the signal transmissions from each of which are very accurately controlled on a time basis comprising:

means for receiving the transmission of the signals transmitted by each of said navigation transmitters; and means for utilizing the time intervals between the receipt of successive signal transmissions from one of said transmitters as a reference standard for measuring the interrelationship between times of arrival of the signals generated by said navigation transmitters to obtain accurate navigation information; wherein said utilizing means is a microprocessor that calculates the correct difference in time of arrival between said transmitters by using the successive time of arrival of one of said navigation transmitters as a time reference standard.

- means for entering the periodic rate of transmission of the signals transmitted by each of said navigation transmitter into said receiver-indicator, and
- a first means performing the following functions: a. comparing the time difference between the receipt of successive signal transmissions from one of said transmitters with an output of said oscillator/clock to determine the error in time counts output from said oscillator/clock,
 - b. interpolating said time count error over the interval between the receipt of successive signal transmissions from said one of said transmitters to get correction counts, and
 - c. algebraically adding said correction counts to ³⁵ said time counts obtained from said oscillator/clock output before being used for said time

4. The system claimed in claim 5 wherein said receiving means is a radio receiver.

5. Apparatus for self calibrating a Loran navigation receiver that provides navigation information by measuring differences in the time of arrival of signals periodically transmitted by each of a plurality of pairs of navigation transmitters the signal transmissions from each of which are very accurately controlled on a time basis comprising: means for receiving the transmissions of the signals transmitted by each of said navigation transmitters; and

means for utilizing the time intervals between the receipt of successive signal transmissions from each of a number of transmitters in the same transmission chain and using the average time intervals to derive the reference standard for measuring the difference between times of arrival of the signals generated by said navigation transmitters to obain navigation information; wherein said utilizing means is a microprocessor that calculates the correct difference in time of arrival between said transmitters by using the successive time of arrival of one of said navigation transmitters as a time reference standard.

difference of signal arrival measurements from said pairs of navigation transmitters to thereby achieve accurate time difference of signal arrival 40 measurements.

2. A method for self calibration of a navigation receiver-indicator includes an internal oscillator/clock and provides navigation information by receiving and measuring differences in the time of arrival of signals ⁴⁵ periodically transmitted by each of a plurality of pairs of transmitters the signal transmissions from each of which are very accurately controlled on a time basis, and the time difference measurements are plotted on a navigation chart to determine the position of the receiv- ⁵⁰ er-indicator and comprising the steps of:

- entering the periodic rate of transmission of the signals from said transmitters into said receiverindicator so that said receiver-indicator knows the exact time difference between the receipt of successive signal transmissions from one of said transmitters,
- comparing the time difference between the receipt of successive signal transmissions from said one of

6. The system claimed in claim 8 wherein said receiving means is a radio receiver.

7. Apparatus for self calibrating a navigation receiverindicator that includes an internal oscillator/clock and provides navigation information by receiving and utilizing the output of said oscillator/clock to measure differences in the time of arrival of signals periodically transmitted by each of a plurality of pairs of navigation transmitters the signal transmissions from each of which are very accurately controlled on a time basis comprising,

means for entering the periodic rate of transmission of

said transmitters to an output of said oscillator/- 60 clock to determine the error in time counts output from said oscillator/clock,

interpolating said time count error over the interval between the receipt of successive signal transmissions from said one of said transmitters to get cor- 65 rection counts, and

algebraically adding said correction counts to said time counts obtained from said oscillator/clock output which is used for said time difference of the signals transmitted by said navigation transmitters into said receiver-indicator, and

a first means performing the following functions: a. comparing the time difference between the receipt of successive signal transmissions from one of said transmitters with an output of said oscillator/clock to determine the error in time counts output from said oscillator/clock, and b. modifying said time counts obtained from said oscillator/clock output in accordance with the determined error in time counts before being used for said time difference of

99

signal arrival measurements to thereby achieve accurate time difference of signal arrival measurements.

8. A method for self calibration of a navigation receiverindicator includes an internal oscillator/clock and provides navigation information by receiving and measuring differences in the time of arrival of signals periodically transmitted by each of a plurality of pairs of transmitters the signal transmissions from each of which are very accurately controlled on a time basis, and the time difference measurements are plotted on a navigation chart to determine the 10 position of the receiver-indicator and comprising the steps of:

entering the periodic rate of transmission of the signals from said transmitters into said receiver-indicator so that said receiver-indicator knows the exact time dif- 15

I I

₩.c.

100

ference between the receipt of successive signal transmissions from one of said transmitters, comparing the time difference between the receipt of successive signal transmissions from said one of said transmitters with an output of said oscillator/clock to determine the error in time counts output from said oscillator/clock, and

- modifying said time counts obtained from said oscillator/clock output in accordance with the determined error in time counts before being used for said time difference of signal arrival measurements to thereby achieve accurate time difference of signal arrival measurements.
 - * * * * *

• :

1

20

25

30

Re. 31,254





UNITED STATES PATENT OFFICE **CERTIFICATE OF CORRECTION**

PATENT NO. : Re. 31,254

May 24, 1983 DATED р я

INVENTOR(S) : Lester R. Brodeur

It is certified that error appears in the above-identified patent and that said Letters Patent are hereby corrected as shown below:

In the drawings, Sheet 2, FIG. 8; above the logic gates and below the shift registers, delete the reference numerals "1" and "1A" "3" and "3A" and "9" and "9A" and replace them, respectively, with --9-- and --9A--, --8-- and --8A--, and --1-- and --1A--. In the right-hand shift register block "2000" should read --1000--. Output lines "Z" and "2A" and the inverter (shown in triangle) connected between lines "2" and "2A" should ' be deleted. Thus, FIG. 8 should be represented as appears on the following sheet:

> Signed and Sealed this Eighteenth Day of March 1986

Page 1 of 2

[SEAL]

.

Attest:

DONALD J. QUIGG

Attesting Officer Commissioner of Potents and Trademarks . • • . • •

· . .

.

• • • . •

4 - · · . .

· · ·

UNITED STATES PATENT OFFICE CERTIFICATE OF CORRECTION

PATENT NO. : Re.31,254

Page 2 of 2

- DATED : May 24, 1983
- INVENTOR(S) : Lester R. Brodeur

It is certified that error appears in the above-identified patent and that said Letters Patent are hereby corrected as shown below:

