Poland

[45] Reissued

Jul. 7, 1981

[54]	MICROPROCESSOR SYSTEM HAVING
	HIGH ORDER CAPABILITY

[75] Inventor: Sydney W. Poland, Arlington, Tex.

[73] Assignee: Texas Instruments Incorporated,

Dallas, Tex.

[21] Appl. No.: 55,888

[22] Filed: Jul. 9, 1979

Related U.S. Patent Documents

-	•			
K	6 16	21	of	•
1.	C L 3	ЮŁ	W	

[64] Patent No.: 4,153,937 Issued: May 8, 1979

Appl. No.:

783,903 Apr. 1, 1977

U.S. Applications:

Filed:

[63] Continuation-in-part of Ser. No. 714,464, Aug. 16, 1976.

[56] References Cited

U.S. PATENT DOCUMENTS

3,593,313	7/1971	Tomaszewski et al	364/200
3,760,171	9/1973	Wang et al.	364/706
3,859,636	1/1975	Cook	
3,942,156		Mock et al	

3,953,833	4/1976	Shapiro	364/200
		Wenninger et al.	

OTHER PUBLICATIONS

"National's Scientific Calculator has Long-Term All-Semi-Conductor Memory", *Electronics*, Jun. 10, 1976, pp. 29-30.


Primary Examiner—Jerry Smith Attorney, Agent, or Firm—Robert D. Marshall, Jr.; Leo N. Heiting; Melvin Sharp


[57] ABSTRACT


A microprocessor system with high order capabilities is provided with the two non-volatile memories which are read-only-memories (ROMs) in the disclosed embodiment. A first ROM stores the microcode for controlling the operation of the microprocessor circuits. The second ROM, which is preferably disposed in a module or cartridge, stores a plurality of program codes which are used to address the first ROM. The second ROM's module may be inserted into a receptacle for interconnecting it with the remainder of the microprocessor system. Preferably, a plurality of such second ROMs are available for selectively plugging into the microprocessor system.

Further, a particular embodiment of the microprocessor system with high order capabilities for use as an electronic calculator with high order capabilities is disclosed in great detail.

36 Claims, 20 Drawing Figures













Fig.//













Fig. 16 RAM 140 320 RAM 640 140 720 880 960 PROGRAM ABLE RAM ADDRESSABLE MEMORIES 100 ADDRESSABLE MEMORIES 80 ADDRESSABLE MEMORIES 70 RAM 60 14d ADDR **U** 11 0 NOMINAL MEMORY CONFIGURATION


POSSIBLE MEMORY CONFIGURATIONS





Re. 30,671





























MICROPROCESSOR SYSTEM HAVING HIGH ORDER CAPABILITY

Matter enclosed in heavy brackets [] appears in the 5 original patent but forms no part of this reissue specification; matter printed in italics indicates the additions made by reissue.

This application is a continuation-in-part of Ser. No. 10714,464 filed Aug. 16, 1976.

BACKGROUND OF THE INVENTION

This invention relates to microprocessor systems and more specifically to electronic calculators having the 15 capability of solving higher order or complex mathematic problems. It should become evident, moreover, that my invention has utility in other applications making use of microprocessor technology, such as video games, to increase the level of sophistication of the 20 functions performed by the microprocessor.

Electronic calculators have evolved from comparatively simple machines which add, subtract, multiply and divide the data entered into the calculator to machines which can perform sophisticated financial and 25 mathematical operations such as, for example, changing polar coordinates to rectangular coordinates or solving compound or annuity interest problems. The calculator systems developed to date have had a single or multiple read-only-memory (ROM's) in which groups of instruc- 30 tion words are stored as microcode. The different groups of instruction words stored in the ROM cause the calculator's arithmetic unit, memory and display to cooperate to perform desired mathematical operations when instruction words are read out of the ROM. The 35 ROM is addressed or controlled by a keyboard or other input means associated with the electronic calculator or microprocessor system. Thus, the depression of a key causes a selected group of instruction words to be read out of the ROM and these instruction words are pro- 40 vided to circuits controlling the inputting of data, the storage of data and the manipulation of data to perform the operation or function invoked by the key depressed. Thus, the instruction words generated by the ROM cause data to be entered, stored, and manipulated using, 45 for instance, an arithmetic unit to perform such functions as adding, subtracting, multiplying dividing or performing higher order or complex mathematical operations on the data.

Each instruction word typically has a length of eight 50 to sixteen binary bits, although microprocessors having longer or shorter instruction words are well within the state of the art. The performance of even a relatively simple operation, such as adding two floating point numbers, requires a group of many instruction words. 55 For instance, the addition of two floating point numbers may require as many as 75 instruction words having thirteen bits each, thus absorbing 975 bits of ROM area to be able of performing such a simple operation. Similarly, the subtraction operation has a comparable set of 60 instruction words and so on for other operations and functions. Of course, portions of such sets may be shared for certain operations.

Modern electronic calculators now perform sophisticated arithmetic and financial computations such as, for 65 example, squaring, taking square roots, converting from polar to rectangular coordinates, computing logorithms and trigometric relationships, compounding interest,

and other such computations. These computations have typically been implemented into the electronic calculator by increasing the size of the ROM to accommodate the larger number of instruction words associated with these higher order computations. While the size of commercially available ROM's has increased during the past several years, the library of computational programs desired to be implemented in an electronic calculator has grown at even a faster rate. For example, it is desirable to have an electronic calculator capable of performing an entire library of computations related to electrical engineering, mechanical engineering, surveying, or the like. However, an electronic engineering library of computations could comprise, for instance, 45 computational programs or more, each of which require as many as 600 instruction words implemented in a read-only-memory. Thus an entire computational library would include for example, on the order of 27,000 instruction words of thirteen bits each which would require many conventional chips to implement the electrical engineering library in a conventional calculator. Of course, using a large number of chips can significantly increase the cost of an electronic calculator as well as making the packaging for hand-held use more difficult and unduly increasing power consumption.

In the prior art it is also known that an electronic calculator may be provided with the ability to perform higher order calculators by making the calculator programmable and storing the program in a Random Access Memory (RAM) or on a magnetic tape or card. But, in this case, the program is not permanently stored in the calculator, but must be read into the calculator's memories at least each separate time the calculator is energized; thus, such a program is not directly accessible from the calculator's keyboard.

It is an object, therefore, of this invention to improve electronic calculators and microprocessors.

It is another object of this invention to increase the number of computational programs stored in an electronic calculator without correspondingly increasing the size of the ROM(s) implemented in the electronic calculator.

It is a further object of this invention to make such computational programs directly accessible from the calculator's keyboard.

It is another object of this invention to store a large number of computational programs in the hand-held electronic calculator using a small number of chips.

It is yet another object of this invention to selectively equip an electronic calculator or microprocessor with different libraries of higher order function, which functions may be accessed from the calculator's keyboard and/or from a program stored in a programmable calculator.

It is still another object of this invention that the particular library with which a calculator is equipped may be changed by the end user thereof.

The aforementioned objects are satisfied as is now described. Generally, and in accordance with the preferred embodiment of the invention, an electronic calculator is equipped with first and second ROM's. The first ROM stores a plurality of groups of instruction words, each group effective for controlling an arithmetic unit to perform basic arithmetic operations such as adding, subtracting, multiplying and dividing, taking square roots, forming logarithmic and trigonometric operations and so forth in response to the operation of the first set of keys on a calculator keyboard. Each of

these groups of these instruction words contains on the order of 75 to 200 instruction words. Thus, the first ROM is used as a main ROM as in a conventional calculator microprocessor. The second ROM stores a plurality of sets of program codes. Each set of program codes 5 are capable of performing a higher order mathematical program and are read out of the second ROM in response to operation of a second set of keys on the calculator keyboard. Each program code (which comprises eight binary bits in the embodiment disclosed) is effec- 10 tive for addressing a group of instruction words stored in the first ROM in much the same manner as depression of a key in the first set of keys. Thus, a set of program codes may mimic the depression of a plurality of keys in the first set of keys. Therefore, each higher order math- 15 ematical program is preferably a series of the basic arithmetic operations stored in the first ROM combined with operations for entry of data and/or constants. The second ROM reads out program codes which serve to address the groups of instruction words stored in the 20 featured in FIG. 2; first ROM. By using the second ROM to store such higher order calculational programs, a second set of keys can be used to input commands triggering a long chain of basic arithmetic operations, including data entry operations, without the chance of human error 25 and at a much greater speed than a human operator. Thus, the second ROM, in the preferred embodiment, stores sets of program codes, each program code effective for addressing the first ROM in much the same manner as a single depression of a key in the first set of 30 keys; therefore, a set of such program codes may be advantageously utilized for a large number of higher order calculational programs in an electronic calculator. Since the second ROM must only store on the order of eight bits, or so, to select or address an entire group 35 trix; of instruction words, it should be evident to one trained in the art by utilizing the second ROM herein disclosed that great economies can be effected in total ROM area, when compared with prior art techniques. While I have referred to first and second sets of keys on the calcula- 40 tor keyboard, it is well known that a single physical key may be used to perform several functions and therefore the keys referred to in the first and second sets may be physically the same keys.

In a further aspect, the second ROM is preferably 45 provided by a chip or chips which may be temporarily plugged into the calculator or mocroprocessor system by the end user thereof. Preferably, the calculator or microprocessor system is operated with one or more such second ROM chips, which chips are selected from 50 a group of chips for operation in the calculator or microprocessor system by the end user thereof, according to the end user's particular needs at any given time. In the embodiment disclosed, a major portion of the second ROM is provided by a plugged-in chip and minor 55 portion is provided by a permanently wired-in chip. Thus, in the embodiment disclosed, the end user may select which higher order functions are performable according to which particular second ROM chip is plugged into the calculator while a few high order 60 functions stored in the permanently wired chip is inherently a part of the calculator system disclosed. The second ROM is disposed in a module for ease of handling by the end user of the calculator or microprocessor.

While a calculator system is disclosed herein in detail, it should be evident to those skilled in the art that my invention may also be used in applications other than

calculators where a microprocessor with high order

capability may be advantageously utilized.

BRIEF DESCRIPTION OF THE DRAWINGS

The novel features believed characteristic of the invention are set forth in the appended claims. The invention itself, however, as well as further objects and advantages thereof, will be best understood by reference to the following detailed description of an illustrative embodiment, when read in conjunction with the drawings, wherein:

FIG. 1 is a pictorial view of an electronic portable calculator of the type which may embody the invention;

FIG. 2 is a simplified block diagram of a multi-chip calculator system which may be utilized in practicing the present invention;

FIGS. 3a-3b are detailed block diagrams of the arithmetic chip featured in FIG. 2;

FIG. 4 is a detailed block diagram of the SCOM chip featured in FIG. 2;

FIGS. 5a-5e depict in representative form the instruction words decoded by the arithmetic and SCOM chips;

FIG. 5f depicts the originization of the EXT signal; FIG. 5g depicts the first ROM address as stored in the address register;

FIG. 5h depicts the instruction words decoded on the second ROM chip and selected instruction words decoded on the arithmetic chip, but which may be conveniently employed in connection with the utilization of second ROM chip;

FIGS. 6a-6b are timing diagrams showing the timing of various parts of the multi-chip system;

FIG. 7 is a representation of the keyboard input matrix;

FIGS. 8a-8d are a composite schematic diagram of the arithmetic chip of FIG. 2;

FIGS. 9a-9e are a composite schematic diagram of the SCOM chip of FIG. 2;

FIGS. 10a-10r are schematics of certain circuits used in FIGS. 8a-8d and 9a-9e;

FIG. 11 is a block diagram of a modern electronic calculator equipped with one embodiment of the invention;

FIG. 12 is a block diagram of another embodiment of the invention which may be utilized with a modern electronic calculator of the type depicted in FIG. 11;

FIG. 13 is a pictorial view of an electronic calculator having an opening for removeably receiving a packaged second second ROM chip;

FIG. 14 is a simplified block diagram of a multi-chip calculator system utilizing the present invention;

FIG. 15 is a function diagram of the logical organization of data stored in the second ROM;

FIG. 16 depicts the variable boundary between data and program steps in the calculator's memory;

FIG. 17 is a block diagram of the second ROM chip; FIGS. 18a-18i form a composite schematic diagram of the second ROM chip; and

FIG. 19 is a representation of data stored in the memory registers on the double SCOM chips.

LOCATION OF THE DRAWINGS

FIGS. 1, 5h, 7, and 11-19 accompany this patent. 65 FIGS. 2, 3a-3b, 4, 5a-5g, 6a-6b, 8a-8d, 9a-9e and 10a-10r are hereby incorporated by reference from U.S. Pat. No. 3,900,722, entitled "Multi-Chip Calculator System Having Cycle and Subcycle Timing Genera-

tors", which issued on Aug. 19, 1975 to Michael J. Cochran and Charles P. Grant, Jr. and which is assigned to the assignee of this invention.

CONCEPTUAL DESCRIPTION

Referring to FIG. 1, an electronic portable calculator of the type which may employ features of this invention is shown in pictorial form. The calculator 1 comprises the keyboard 2 and the display 3. The display 3, in one embodiment, consists of twelve digits or characters, 10 each provided by an array of light emitting diodes or characters, such provided by an array of light emitting diodes, a liquid crystal display, gas discharge tube or other display means. The display is preferably implemented to having eight mantissa digits, two exponent 15 digits, and two character places for negative signs, etc., (one for the mantissa and one for the exponent), thereby permitting outputting the data in scientific notation for instance. Of course, the type of display and the number of digits displayed is a design choice. Ordinarily, the 20 diplay would be of the seven segment or eight segment variety, with provisions for indicating a decimal point for each digit. The display 2 includes a number of keys (0-9), a decimal point key, the conventional plus (+), minus (-), multiply (\times), divide (\div), and equal (=) 25 keys. Further the keyboard perferably includes keys for exponentation (Yx and inverse Yx) and trigonometric relationships (Sine X, Cosine X, and Tangent X). The calculator is further provided with OP Code Keys for performing special functions such as slope, intercept, 30 plotting operations, alphanumeric operations and the like. Further, the calculator may be provided with keys for storing (STO) and recalling (RCL) data from memory, for clearing the calculator (CLR) and for clearing the last entry (CE). The keys used to access higher 35 order functions will be described subsequently.

In FIG. 11, there is shown in block diagram form, the basic elements of a modern electronic calculator implemented on one or more semiconductor chips. It is to be understood that the block diagram of FIG. 11 is not 40 intended to represent the block diagram of a detailed representation of electronic calculators, but is merely intended to indicate how the additional elements of an electronic calculator system having higher order capability are incorporated into a typical electronic calcula- 45 tor. Subsequently, it will be explained in detail how my invention may be praticed with the multi-chip calculator system depicted in FIGS. 2-19. The calculator of FIG. 11, is shown with a clock 40 which provides clocking signals for transferring data throughout the 50 electronic calculator and provides scanning signals for scanning the display 3 and keyboard 2 or other data entry means. The inputs for the keyboard 2 are provided to keyboard logic 41 which provides an address in response to the depression of a particular key to 55 program counter 23. It should be evident to one skilled in the art that keyboard logic 41, as well as other logic circuitry, may be implemented in the calculator as the elements described or may be implemented as a part of read only memory 20 and instruction word decoder 60 logic 96.

The address received from keyboard logic 41 is inserted into program counter 23 and is utilized in addressing the First Read-Only-Memory (ROM) 20. First ROM 20 contains the microcode for performing basic 65 arithmetic operations and outputs an instruction word in response to the address contained in program counter 23. Program counter typically includes an add-one cir-

cuit for incrementing the address in program counter 23. Thus, program counter 23 causes a group of instruction words to be read out of First ROM 20 in response to the incrementing of program counter 23, each instruction word being read out during an instruction cycle. The group of instruction words read out of First ROM 20 corresponds to the address received from keyboard logic 41.

The instruction words read out of First ROM 20 are decoded by instruction word decoder logic 96 to provide instruction commands to program counter 23, arithmetic unit 45 and data control 44. The instruction commands provide to program counter 23 enable branches to be executed by inserting a new address into program counter 23 in response to a branch instruction command stored in First ROM 20. Instruction commands provided to data control 44 and arithmetic unit 45 control the manipulation of numeric data in the calculator. Instruction word decoder 96 is also interconnected with a counter 47 and a latch 46 in my electronic calculator system having higher order math capability.

Data control 44 is interconnected with display register 49, operational registers 43 and with the arithmetic unit 45. Display register 49 stores the number displayed by the display 3 and has associated therewith a plurality of operational registers 43 which are used in conjunction with arithmetic unit 45 to perform arithmetic operations in response to particular instruction commands. Output drivers 42, interconnect display register 49 with a display 3 for decoding the electrical signal, stored in display register 49 and for driving display 3. Data control 44 comprises a series of selector gates for interconnecting the appropriate operational registers 43 and display register 49 with the arithmetic unit 45, with portions of instruction words, (if need be), or with logic signals from keyboard 2 (if need be).

Numeric data is inputted into display register 49 from keyboard 2 either by a data path from keyboard logic 41 via data control 44 under the control of appropriate instruction commands or by inputting selected portions of an appropriate instruction word in response to selected instruction commands. The electronic calculator system hereinbefore described, that being the portion shown within the reference a dashed line in FIG. 11, basically corresponds to the type of electronic calculators known in the prior art. Exemplary of the prior art calculators systems is the calculator system depicted in FIGS. 2-10.

Also in FIG. 11, there is shown a counter 47 and a latch 46 which is responsive to outputs from instruction word decoder logic 96. The counter 47 has an output for addressing a Second ROM 48. Second ROM 48 outputs a program code in response to the inputted address, the program codes being outputted via latch 46 to program counter 23. When keyboard logic 41 decodes keyboard outputs indicating that a higher order math calculation is to be executed, the higher order math calculation being preferably a series of basis arithmetic functions and operations of the type implemented in first ROM 20, keyboard 41 preferably input an address into program counter 23 which causes First ROM 20 to branch to a location therein for calling a program from Second ROM 48. When a program is called from Second ROM 48, instruction word decoder logic 96 first sets latch 46 to permit the program codes outputted by Second ROM 48 to be inputted into program counter 23. The program codes outputted by Second ROM 48 effectively transmit an address into program

counter 23 for addressing First ROM 20. The first such code preferably causes the First ROM 20 to branch to a location for performing the first basic arithmetic operation or function required by the Second ROM 48 program. The program codes may take the same logical 5 format, for instance, as the output from keyboard logic 41. When calling a program from Second ROM 48, instruction word decoder logic 96 also transmits an address into counter 47, the address being the first location in Second ROM 48 of the called program. It should 10 be evident, moreover, that counter 47 could be loaded with an address directly from keyboard logic 41 in lieu of from instruction decoder logic 96, this being essentially a design choice.

ROM 48 via latch 46 and loaded into program counter 23 then First ROM 20 cycles through a group of instruction words to accomplish the indicated basic arithmetic operation or function. Of course, the number of instruction cycles required to accomplish the indicated 20 operation or function depends on, for instance, a number of instructions contained for that basic operation or function in First ROM 20. As is well known, those operations or functions which are accessible via keyboard logic 41 from keyboard 2, usually contain instruc- 25 tion words for causing the display to be enabled at the end of the function or operation addressed in First ROM 20. Since, however, another program code is to be read from Second ROM 48 and inserted into program 23 upon accomplishment of the indicated function 30 or operation, counter 47 includes an add-one circuit which is responsive to, for instance, a display command or other such commands located near or at the end of a group of instruction words in First ROM 20 for accomplishing a basic arithmetic operation or a function. 35 When the display command or other such command is decoded by instruction word decoder logic 96, the add-one circuit in counter 47 increments and causes Second ROM 48 to read out the next program code of the called program via the set latch 46 to program 40 counter 23, which in turn causes First ROM 20 to cycle through another group of instructions to accomplish the function or operation indicated by the outputted program code. Again, towards the end of this next basic arithmetic function or operation, a display code or 45 other such code will be decoded in instruction word decoder logic 96 causing the add-one circuit in counter 47 to increment counter 47, the cycle repeating itself.

The advantages of Second ROM 48 and associated counter 47 and latch 45 should be evident to one trained 50 in the art. This system permits equipping an electronic calculator with the capability of performing higher order calculation programs: for instance, changing polar coordinates to rectangular coordinates, doing financial calculations or solving complex engineering 55 equations using significantly less total ROM area than would be required if such programs were implemented only in First ROM 20. Additionally, it should be evident that while the foregoing discussion has suggested that a program code read from Second ROM 48 mimics 60 keyboard logic outputs from keyboard logic 41, the program codes read from Second ROM 48 could, in lieu thereof or in addition thereto, have codes which do not mimic the outputs from keyboard logic 41, but rather, for instance, would cause the program counter 23 to 65 branch to locations in First ROM 20 which are not directly accessible from the keyboard. Thus an output from Second ROM 48 may cause program counter 23 to

branch to a location in First ROM 20 which could not be accessed directly from the keyboard 2 via keyboard logic 41. One purpose for such a program code would be a program code in a called program to indicate that the end of the program had been reached. This program code, which I shall refer to as the "return" program code, preferably causes program counter 23 to branch to an address location in First ROM 20 which would contain a group of instructions for resetting latch 46 and for displaying the contents of display register 49. The display instruction preferably follows the reset latch instruction, so that when the display command causes counter 47 to increment (if so used), no branching will occur in response thereto at program counter 23. Also After the first program code is read out of Second 15 latch 46 inhibits outputs from Second ROM 48 from being inserted into program counter 23 whenever a display instruction or other such instruction is decoded by instruction word decoder logic 96 incrementing the add-one circuit in counter 47 when the calculator has not called a program from Second ROM 48. Referring now to FIG. 12, there is shown a partial block diagram of a second embodiment of my calculator system having higher math capability. The latch 46 and counter 47 are interconnected with program counter 23 and instruction word decoder 96 as done in the embodiment shown in FIG. 11. In fact, this embodiment is similar to the embodiment in FIG. 11, except that a superroutine stack register 91 and an associated superroutine latch 92 have been interconnected with counter 23; stack 91 is responsive to outputs from instruction word decoder logic 96. Thus, the program codes outputted from Second ROM 48 are passed to program counter 23 via latch 46; counter 47 is used to address Second ROM 18 and is responsive to instruction word decoder logic 96 for inserting an initial address therein and for incrementing that address in response to decoded display commands, for instance. The superroutine stack 91 functions to either receive an address from counter 47 or to output an address to counter 47, both functions being in response to outputs from instruction word decoder logic 96. Superroutine stack 91 is a multi-level stack and functions in normal last-in-first-out mode. Superroutine stack 91 may be advantageously utilized in calculator systems with higher math capability so that the program codes stored in Second ROM 48, in addition to prescribing addresses for performing basic arithmetic operations and functions according to microcode stored in First ROM 20, may also use First ROM 20 for addressing Second ROM 48 itself. The advantages of this superroutine stack 91 may be best seen by example. For instance, Second ROM 48 may be implemented with program codes to perform the factorial function, and during the calculation of statistical programs, such as combinations and permutations, it is often advantageious to be able to use the factorial function. If a factorial function and the statistical combination function are both implemented in Second ROM 48, then the combination function program may call the factorial function, if a superroutine stack 91 is utilized. The point of exit from the combination function program must be stored so that the program can return thereafter accomplishing the factorial function. Thus, the address in counter 47 to which the program must return in Second ROM 48 after accomplishing the factorial function is stored in superroutine stack 91 because a new set of addresses will be loaded into counter 47 when the factorial function is executed. Whenever an address has been stored in superroutine stack 91, superroutine latch 92 is set. Further, as afore-

may be, for a detailed description of these chips. The following discussion will basicly relate to how chips 10, 12a, 12b and 13 cooperate with a second ROM chip 48'; which is described hereafter in detail, to implement a

10

mentioned, the factorial program will preferably have a "return" program code loaded in Second ROM 48 at the end thereof. This return code normally causes latch 46 to be reset. However, the return code is inhibited from setting latch 46 when superroutine latch 92 has 5 been set. Latch 46 is not reset at this time because the program codes being read from the Second ROM 48 must continue to be inserted in program counter 23 to carry out the main program, eg, the combination function program in the aforementioned example. Although 10 the return code is not used to reset latch 16 if superroutine latch 92 is set, the return code is used to "pop" the address in the stack back into counter 47. Since stack 91 is a multi-level stack, several levels of "superroutines" may be utilized.

Preferably, the second ROM 48 is implemented by a ROM chip which is provided with a package permitting it to be plugged into the aforementioned electronic calculator. The second ROM chip is preferably packaged in a form to facilitate handling by the end user of 20 the calculator to permit easy installation of that chip into the electronic calculator. Preferably, the electronic calculator system of this invention receives, at any given time, one second ROM chip, but the operator thereof selects which particular second ROM chip is 25 plugged into the calculator system. The operator ROM chips each programmed to perform different types of high order functions. For instance, one or a plurality of second ROM chips may be provided for performing statistical problems while another ROM chip or chips is 30 provided for performing surveying problems; still yet another second ROM chip or chips may be provided for performing aviation or navigational problems, for instance. Thus the end user of the calculator can configure a basic calculator to perform many different types of 35 high order functions depending upon the particular library available in the particular second ROM chip or chips plugged into the electronic calculator of this invention.

Referring to FIG. 13, there is shown an electronic 40 calculator having an opening 4 for exposing contacts 5, which are connected to the electronics of the calculator. Opening 4 is preferably provided on the rear side of the calculator case 1 as shown in the FIG. 1 and forms, with contact 5, a receptacle for receiving module 48a. 45 Opening 4 is adapted to removably receive the second ROM 48, which is not shown in FIG. 13, but which is disposed in module 48a. Second ROM chip module 48a has contacts (not shown) which mate with contacts 5 for connecting the second ROM 48 therein to the elec- 50 tronic calculator. Door 6 may be closed to retain module 48a in opening 4 during normal operation.

THE SPECIFIC EMBODIMENT IN A PROGRAMMABLE CALCULATOR

Having described how the second ROM is advantageously used with an electronic calculator, a particular embodiment of the second ROM in a particular calculator is now described.

block diagram of an specific embodiment of a programmable electronic calculator employing the second ROM 48 of this invention. In FIG. 14, there is shown a plurality of chips (48', 10, 12a, 12b, 13, 14a-d and 18). Chips 10, 12a, 12b, 13, and 18 have heretofore been 65 described in some detail in prior U.S. Patents and Patent Applications and therefore reference will be made to U.S. Patents or U.S. Patent Applications, as the case

calculator having high order capability. The calculator's arithmetic chip 10 has a plurality of Registers 50a-50e for storing numeric data, an Arithmetic Unit 55 for performing arithmetic operations on the data stored in Registers 50a-e, Flag Registers 53a-b for storing a plurality of flags, a keyboard register 54 which is (1) loadable with a decoded keyboard address derived from the calculator's keyboard, (2) loadable from a subroutine register or (3) loadable from the second ROM chip 48'. Arithmetic chip 10 is described in detail 15 in aforementioned U.S. Pat. No. 3,900,722 which issued to Michael J. Cochran and Charles P. Grant, Jr. on Aug. 19, 1975 and which is assigned to the assignee of this invention. Line 21, column 4 through line 31, col-

rated herein by reference. U.S. Pat. No. 3,900,722 discloses a multiple chip calculator system employing the aforementioned arithmetic chip 10 and a scanning and read-only-memory (SCOM) chip. U.S. Pat. No. 3,900,722 discloses that eight SCOM chips may be utilized in a single calculator system. Referring again to FIG. 14, chips 12a and 12b are each double SCOM chips; a double SCOM chip is the equivalent to two SCOM chips of the type disclosed in U.S. Pat. No. 3,900,722 implemented on a single chip of silicon, with the F and G registers thereof replaced by a single eight register memory of the type disclosed in U.S. Patent Application Ser. No. 745,157 which was filed Nov. 26, 1976 and which is assigned to the assignee of this invention.

umn 44 of U.S. Pat. No. 3,900,722 is hereby incorpo-

External ROM chip 13 provides for increased instruction word storage capacity. The ROMs 20a and 20b on double SCOM chips 12a and 12b and the ROM 20c on chip 13 provide the first ROM 20 for storing the microcode which controls the operation of the calculator system. The microcode stored in ROM's 20a-20c is listed in Tables IIa-IIc, respectively. ROM 20c is a 1 $K \times 13$ bit ROM while ROMs 20a-20b are each 2.5 $K \times 13$ bit ROMs.

Referring briefly to Tables IIa-IIc, the first column thereof is the hexidecimal address of the microcode instruction word appearing in the third column. The second column identifies the chip in which the microcode is stored. TMC-582 and TMC-583 are the two double SCOM chips 12a and 12b; TMC-571 is the external ROM chip 13. The fourth through nineteenth columns contain instruction words whose addresses are incremented by one for each column, reading from left to right. Thus, in Table IIa, the seventeen instruction words in the first row, columns three through nineteen 55 are located at hexidecimal addresses 0000 through 0010. The instruction words are in hexidecimal format also and correspond to the instruction words identified in FIGS. 5a-5h.

As explained in U.S. Pat. No. 3,900,722, the arithme-Referring now to FIG. 14, there is shown a detailed 60 tic chip 10 and the double SCOM chips 12a and 12b are interconnected by lines for exchanging the following control signals: external (EXT), input/output (I/O), instruction words (IRG), and IDLE. External is a serial data channel which may be used, for instance, for addressing ROMs 20a-20c using an address stored in the keyboard register 54 when the PREG bit thereof is a logical one or for inputting or outputting serial data depending on the instruction word outputted on IRG

(when the PREG bit is a logical zero). I/O is a four bit parallel data channel for transferring data in bit parallel, digit serial fashion under control of construction words outputted from ROMs 20a-20c. IRG is a serial channel for transmitting the instruction word from the particular ROM 20a-20c controlling the oeration of the system.

In FIG. 14, there are shown four multi-register chips 14a-14d which are connected to the I/O, IRG, and IDLE lines. These multi-register chips are essentially 10 random access memory (RAM) chips which are utilized for storing the data used by the calculator system and programmed functions. It should be evident that the numbers of such chips as well as the size of the RAMS thereon is a design choice.

The magnetic card reader chip 35 is responsive to EXT, IRG and IDLE for inputting digital information to the calculator system from magnetic cards or outputting digital information from the calculator system to magnetic cards. Chip 35 is described in greater detail in 20 U.S. Pat. Application 622,288 filed Oct. 10, 1975 and now U.S. Pat. No. 4,006,455. Of course, the use of a card reader is a design choice. If chip 35 is not utilized, the diode and switch 7 shown in FIG. 7 should be omitted. Switch 7 closes in response to a card being inserted 25 into the card reading mechanism associated with chip **35**.

Printer chip 18 may be used to provide the calculator of this invention with printing capability. It should be evident that the utilization of printer chip 18 is a design 30 choice and further this chip may be either permanently installed in a printer calculator or may be installed in a print cradle, such as the PC 100a cradle manufactured by Texas Instruments Incorporated of Dallas, Texas which print cradle may be interfaced with a hand-held 35 calculator provided with printing capability. Chip 18 is described in greater detail in U.S. Pat. Application Ser. No. 428,492 filed Dec. 26, 1973 and now U.S. Pat. No. 4,020,465.

The second ROM chip 48' is interconnected with the 40 calculator system via external, IRG and IDLE. Chip 48' includes a second ROM 48 of the type heretofore discussed plus various control circuits for interfacing it with the remainder of the calculator system disclosed. As previously mentioned, second ROM chip 48' is pref- 45 erably removable from the calculator of this invention and therefore a plug assembly 43 is provided for ease of removal and insertion. Preferably, the calculator of this invention is provided with a plurality of such second ROM chips 48', at least any one of which may be con- 50 nected into the calculator system at any given time. This plurality of ROM chips 48' are programmed to provide different types of problem solving capabilities. For instance, one chip 48' might be implemented with programs for solving statistical problems while another 55 might solve financial, surveying, navigation, medical, mechanical or electrical engineering problems, or the like. Moreover, it should become evident to those skilled in the art, that a plurality of such chips 48' might be interfaced with a calculator at one time if such chips 60 particular second ROM 48. This number is compared were provided with a chip selection means for identifying which second ROM chip 48' is being addressed at any given time. Such chip selection circuits, while not used in the embodiment herein disclosed, are well known in the art.

While the second ROM of this invention is described as a read-only-memory, it should be evident to those skilled in the art that second ROM might be an electrically alterable device, such as an EPROM, or the like. Similarly, a bubble memory or other such non-volatile memory means could also be utilized as a second ROM.

In Table VIII there is a listing of program codes used in a general purpose second ROM chip 48' to perform such operations as: performing a diagnostic checks, complex math operations, matrix math operations, matrix inversion, annuity and compound interest operations, permutation and combination calculations and the like. The program codes are listed in columns 3-19 of Table VII. The address of the program code in column three is given in column one and the addresses of the other program codes on the same line increment by one for each column reading from left to right.

ORGANIZATION OF PROGRAMS STORED IN THE SECOND ROM

As it has been previously discussed, the second ROM stores a plurality of program codes for performing high order functions. The organization of these program codes on chip 48' is now described in detail. In this embodiment, the program codes comprise a pair of four bit binary coded decimal (BCD) digits. Therefore, these codes may be any number between 00 and 99.

Referring now to FIG. 15, there is shown a functional diagram of how the program codes are organized on the second ROM of chip 48' and preferably a second ROM implemented in a pluggable package. In this embodiment ROM 48 stores on the order of 5,000 eight bit program codes. Referring now to FIG. 15, a rectangle thereon represents an eight bit code outputtable from ROM 48 in response to an address. Second ROM 48 stores a plurality of programs, which are for ease of addressing, arranged on "pages". Several programs are preferably allocated to each page. When a program is second ROM 48 is to be accessed from the calculator's keyboard, the operator depresses the "2ND" key and the "program" key (PGM) in this embodiment. The operator next enters a two digit number indicating the page upon which the program he or she wishes to access exists. For instance, if he or she wishes to access a program on page twelve, he or she would depress the one and two number keys. The operator knows upon which page the desired program exists because a program directory is preferably supplied along with a pluggable second ROM chip 48'. The operator then preferably enters a label to uniquely identify the particular program which is desired on the page previously entered. This is done by depressing either a particular label key A—E or A'—E' or the subroutine key (SBR) followed by a non-number key (e.g., SBR,=; or SBR, X²; or the like). Depressing the subroutine key and entering a three digit address preferably causes a branch to the location equal to the sum of the inputted address plus the address of the first program code on the inputted page.

The calculator is preferably permanently programmed to first read out the program code at location 0000 which indicates the number of pages stored on that with the inputting page number to assure that the inputted page number exists in second ROM 48. Next the security code at location 0001 is preferably outputted for examination, the function of which will be later 65 described. The next step is to address second ROM 48 with the entered page location, the address being derived by multiplying the inputted page number by two. For example, if page 02 is entered, then the address to

be used is 0004. At address 0004 is a top half of the address (the thousands and hundreds digits) for the beginning point of the second page. At address 0005 is the bottom half of the address (the tens and units digits). The program codes at locations 0004 and 0005 define 5 the address where the second page begins in second ROM 48. Locations 0006 and 0007 will also be read out to provide the address of the beginning point of the third page, which is indicative of the ending point of the programs stored on the second page. Thus the address 10 of the second page derived from locations 0004 and 0005 is used as the starting point for a label search and the address of a third page is used to define the ending point of that search.

The program in second ROM 48 is caused to branch 15 to the program code which occurs at the starting point of page two. At page two in second ROM 48, the label search is commenced by reading out program codes sequentially until either the label being searched for is detected or the beginning point of page three is encoun- 20 tered, indicating that the label being searched for does not exist on the page selected. The label being searched for is either a particular label program code (Table III code 10-19) or the label program code (Table III, code 76) followed by a particular non-numeral program 25 code. When the last page is selected, then the address of the last page, as well as the last address on that page are read out to fulfill the function of reading out the addresses of pages 2 and 3 in the foregoing example. This sequence of events is also diagrammatically depicted in 30 FIG. 15.

Referring now to Table III, there is shown a list of the program codes 00-99 preferably used in the calculator system of this invention along with the corresponding functions performed by these codes and the key 35 sequences used to generate the codes when generated from the keyboard. As can be seen, certain program codes may not be directly generated from the calculator's keyboard. The functions performed by the program codes listed in Table III should be evident to those 40 skilled in the art based on the description set forth in Table III. By way of further clarification, however, the inverse function key (INV) is used to perform the inverse of the function indicated for selected keys. For instance, the inverse function key when combined with 45 the LNx key causes the calculator to take the number ex in lieu of taking the natural logorithm of the number x. The indirect addressing key (IND, which must be used in combination with the 2ND key, of course) is used with the memory operation keys and "go to" or 50 "conditional go to" keys (GTO, $X\times T$ or $X\geqq T$) to indicate that the number following the program code does not describe either the memory used (if a memory operation) or the branching location (if a go to or conditional go to operation), but rather identifies the particu- 55 lar memory whose contents define either the particular memory to be used (if a memory operation) or the branch address (if a go to type instruction).

Referring again to Table III, program codes 00-09 define the ten numeral keys and the remaining program 60 codes are defined according to the following convention. The first number thereof identifies the keyboard row in which the key is located and the second number defines the keyboard column in which the key is located, for the basic functions which may be accessed by 65 a single key push. For functions accessed by multiple key push sequences, selected merged program codes are utilized. For instance, when the 2ND key is combined

with another key to perform the operations indicated, the number 5 is added to the basic program code (without a carry) to generate the merged program code. Thus, for example, the label A is stored as a program code "11" whereas the label A', which requires the 2ND key to be actuated before the A key, is stored as program code "16". Program codes which otherwise would define those keys performing the numeral functions (eg, 0-9), are reserved for selected merged program codes or for program code not directly generated at the keyboard. For example, program codes 62, 63, 64, 72, 73, 74, 83 and 84 are used for merged program codes wherein the IND key is used. Program codes 82 and 92, which are not defined according to the foregoing convention, define a heirarchy address function and the "return" function. The "return" function has already been mentioned and the heirarchy address function is used to address the eight registers on one of the double SCOM chips, which are set aside for heirarchy control purposes. This calculator system utilizes the algebraic operating system disclosed in U.S. Patent Application Ser. No. 708,958 filed July 26, 1976, for heirarchy control purposes. The heirarchy address code (82) is followed by another program code to define the heirarchy register and operation involved or to define a conditional return, whose function will be mentioned later. The meaning of the program code following the heirarchy address code is set forth in Table IV.

The use of such codes which are not directly accessible from the keyboard permit the accomplishment to special functions or entry in to date areas which are normally isolated from the operator.

The operation code (OP) is used with a following program code for calling the special functions identified in Table V. These routines are implemented in this calculator either in microcode alone or by using second ROM addressing techniques. The second ROM are for such operation code functions is located in the constant ROM areas of double SCOM chips 12a and 12b. Approximately half of the constant ROM in double SCOM chip 12a is used for storing constants in the manner contemplated by U.S. Pat. No. 3,900,722 while the other half of that constant ROM and all of the constant ROM in double SCOM 12b is used for storing program codes, as defined in Table III, in the manner generally set forth in U.S. Patent Application Ser. No. 714,464, filed Aug. 16, 1976. The contents of the constant ROMs are listed in Table VI hereof. Eight two digit program codes are stored in each constant storage area in the constant ROMs. The codes are stored from right to left; thus the first program code in constant area sixteen is an 82. The addresses of these program codes for discussion purposes will be: Constant number hyphen one of eight locations. Thus, the address of the first program code on constant area sixteen (82) is 16-0, while the third program doce in constant area eighteen (43) is 18-2. Locations 16-0 through 24-2 contain a slope-intercept routine. The other routines in the constant ROM area are defined in Table VIa. As can be seen, the functions stored in the constant ROM areas are accessed either by OP codes or by normal keyboard entries; for example, the polar to rectangular conversion function is stored in the constant ROM areas and is accessed by depressing the $P \rightarrow R$ key on the keyboard.

The program codes in Table VI make use of the conditional return program code (82 followed by 20). The conditional return evokes a return function only when all the program codes for the accessed function

have been read out. For instance, if the variance is being calculated, the conditional return stored at locations 26-2 and 26-3 is ignored so that after having found the mean according to the program codes at locations 24-3 through 29-2 is performed. The hierarchy address func- 5 tion (program codes 82,-) used with several routines to address the hierarchy registers in order to maximize the addressable storage area available in RAM chips 14a-14d.

STORING A KEYED-IN PROGRAM

When the operator desires to utilize his or her own program in lieu of a program stored in the first or second ROM's, he or she may do so by an appropriate key sequence for storing keyboard enterable program codes 15 of Table III in RAMs 14a-14d. RAMs 14a-14d may also be used for storage of numeric data, i.e., the results of the calculations performed by this electronic calculator. Normally, RAMs 14a-14d provide a storage for storing 480 program codes while RAMs 14c and 14d 20 provide 60 addressable memory locations for storing numeric data. By depressing 2ND, OP, 1, 6, the operator may determine which data configuration RAMs 14a-14d are in; in this case, the number 479.59 would be outputted. The number to the left of the decimal point is 25 the maximum address in RAMs 14a-14d for program steps, while the number to the right is the maximum address in RAMs 14a-14d of memory registers.

By inputting a number between one and ten, 2ND, OP, 1, 7; the inputted number is used as the number of 30 decodes of memory registers set aside in RAMs 14a-14d and the resulting configuration is displayed in the aforementioned manner. For example, inputting 7, 2ND, OP, 1, 7 results in RAMs 14a-14d being repartitioned with seventy memory registers and 400 program step loca- 35 tions; also 399.69 would appear in the display.

RAMs 14a-14d can store up to 120 sixteen digit words and can be partitioned to store as many as 960 program codes with no addressable memory registers to as few as 160 program codes with 100 addressable mem- 40 ories in this embodiment. As can be seen from FIG. 16, the addressable memory locations may be traded at the rate of 10 for 80 program step locations when repartitioning takes place. Of course, the precise number of memories as well as the range of possible data configu- 45 rations is a design choice.

The partitioning data is stored in digits 3-8 of register 13 on double SCOM chip 14b (see FIG. 19). Digits 8-6 holds the actual address in RAMs 14a-14d defining the location of memory 00 while digits 5—5 hold the largest 50 number assigned to a memory. Thus, in the normal 479.59 configuration, 060 is stored in digits 8-6 while 059 is stored in digits 5-3. Attempting to branch to a program location equal to or greater than the contents of digits 8-6 causes an error condition, as does address- 55 ing a memory greater than the number in digits 5-3 of register 13.

Referring again briefly to FIG. 14, the down load operational code may be utilized to permit a page in storage area of RAMs 14a-14d. The security code in the second ROM 48 to be down loaded must be a 00 to permit the down loading to occur. A 01 security code inhibits the down loading operation, thereby helping to maintain the secrecy of the programs stored in second 65 ROM 48 should that be desired. If the security code bit is set, then the programs in the second ROM may be utilized to perform the function indicated but the series

of program codes may not be read out of the calculator to the operator. After a program is down loaded into RAMs 14a-14d, the operator has free access for examining the program and altering it as he or she sees fit.

ALPHANUMERIC PRINTING OPERATIONS

Operational (OP) codes 00-07 are used for alphanumeric printing operations when the calculator of this invention includes a printer. For example, a thermal 10 printer in combination with printing chip 18, such as that provided by the PC-100a disk unit manufactured by Texas Instruments Incorporated of Dallas, Tex. may be used. The twenty character position PC-100a printer may be utilized for printing a line of alphanumeric characters chosen by the operator by loading five two-digit character codes from the display register into four printing buffers. These two-digit alphanumeric character codes are listed in Table VII. The display register is first loaded with five two-digit codes from the keyboard, which are transferred to one of the buffers by OP01-OP04 codes; of course, each buffer stores one fourth of a line of characters.

The contents of the buffers are printed by a 2ND, OP, 0, 5 key sequence or by encountering 69, 05 program codes from either the RAMs 14a-14d or second ROM **48**.

OP code 06 causes the printing of the contents of one buffer and the numeric contents of the display register. OP code 07 prints an asterisk in the column corresponding to the interger portion of the number then in the display register, provided that number is in the range of 0-19. Thus, OP code 07 is preferably used for plotting a series of answers obtained by the calculator. Of course, the range 0 to 19 is a design choice and, of course, to make better use of this plotting capability, the answers to be plotted are preferably first normalized to occur within the range 0 to 19.

DESCRIPTION OF THE SECOND ROM CHIP AND THE INTERFACE BETWEEN THE SECOND ROM CHIP AND THE OTHER CALCULATOR CHIPS

Referring now to FIG. 17, there is shown a block diagram of second ROM chip 48'. The second ROM 48 implemented thereon, is provided by binary coded decimal (BCD) ROM 600. The output of BCD ROM 600, which outputs the program codes listed in TABLE III, for instance, is connected to serializers 605 and 606. Serializer 605 converts both the high digit and low digit of the program code to serial format and supplies it to a digit selector. The serializer 606 converts only the high digit of the program code to serial and also supplies it to digit selector 607. Digit selector 607 provides the output of serializer 605 to external output control 608 in response to a decoded FETCH instruction or supplies the output of serializer 606 to external output control 608 in response to a decoded FETCH HIGH instruction.

BCD ROM 600 is addressed by an address in prosecond ROM 48 to be loaded into the program code 60 gram counter 601. The address in program counter 601 preferably is a BCD four digit numeral. The address in program counter 601 is incremented each time a FETCH (but not a FETCH HIGH) instruction is decoded and is maintained in BCD format by an one bit/BCD corrector 604. Program counter 601 may be loaded one digit at a time with a digit appearing on External (EXT) via digit controls 602a-602d. Digit strobe 603 controls which one of the digit control

,

602a-602d is enabled; digit strobe 603 sequentially enables digit controls 602a-602d in response to a decoded UNLOAD PC (unload program counter) or a LOAD PC (load program counter) instruction. Digit strobe 603 is reset by a decoded FETCH instruction. The digit 5 control 602a-602d enabled by digit strobe 603 inputs a single digit (four bits) of the four digit number from the EXT bus in response to a decoded LOAD PC instruction, the number being obtained from the bits occurring during state times S3-S6 on the EXT bus. Also, the 10 enabled digit control 602a-602d outputs a digit from program counter 601 to the EXT bus in response to a decoded UNLOAD PC instruction.

State time generator 609 outputs an indication to state time PLA 610 of which one of the 16 possible state 15 times of an instruction cycle the calculator is in. State time generator 609 is responsive to IDLE for maintaining the state times generated thereby in phase with state times generator on the arithmetic chip 10 or double SCOM chips 12a and 12b, for instance. State time PLA 20 610 outputs selected timing signals to the various logic circuits and also to serial instruction decode 611. Serial instruction decode 611 is also responsive to the serial instruction words appearing on IRG. Serial instruction decode 611 decodes the aforementioned FETCH, 25 FETCH HIGH, UNLOAD PC and LOAD PC instructions.

External output control 608 outputs the serialized low and high program code digits or the serialized high digit alone from digit selector 607 in response to the 30 FETCH and FETCH HIGH instruction, respectively, and outputs the digit from the enabled digit control 602a-602d in response to an UNLOAD PC instruction, the output from external output control being provided to the EXTERNAL bus.

Considering FIGS. 3a and 3b with FIG. 17, the following discussion examines the flow of data between second ROM chips 48', arithmetic chip 10 and the main ROMs 20a-20c. When a program is to be called from second ROM chip 48' according to the aforementioned 40 2ND, PGM, page number and label key sequence, the location 0000 is first loaded into the program 601. This may be done for instance by (1) zeroing a selected register 50a-50e, which loads the zero in register R5 65. As disclosed in the incorporated by reference U.S. Pat. No. 45 3,900,722, register R5 65 is automatically loaded with the least significant digit after some arithmetic operation involving the arithmetic unit and Register R5 65 may be loaded with the least significant digit in keyboard board register 54 in response to a KRR5 instruc- 50 tion. Also the least significant digit of keyboard register 54 may be loaded with the contents of register R5 65 in response to a R5KR instruction. Now, the zero digit in register R5 65 is loaded into the least significant digit position of keyboard register 54. After having reset 55 digit strobe with a FETCH instruction, the zero is loaded into each of the four digits of program counter 601 by four sequential LOAD PC instructions, thereby transferring the zero in the LSD of the keyboard register into all digit positions of program counter 601. Then 60 a FETCH HIGH instruction is issued followed by a load keyboard with EXTERNAL (EXTKR) instruction for loading high digit of the program code outputted from ROM 600 into the keyboard register. The contents of keyboard register 54 is then loaded into 65 register R5 65 and thence into a register 50a-50e using an R5-Adder instruction (FIG. 5b). This high digit may then be shifted in its register to the next more sigifi-

cant digit position by register shift instructions (FIG. 5b). A FETCH instruction then follows, which is followed by a EXTKR, KRR5 and R5—Adder instructions to load the low digit into the register in which the high digit had been previously loaded, thereby providing the high and low digits in one of the operational registers 50a-50e. This number may then be subtracted with the inputted page number to determine whether the inputted page number is available in ROM 600.

As can be seen, having an R5 register of a single digit length complicates the transferring of the low and high order digits of the program code into an operational register 50a-50e. It should be evident that an eight bit register R5 65 would simplify this process; the method herein described is used because register R5 in the pre-existing arithmetic chip 10 only has four bit positions. Modification to the above described instruction sequence for a calculator system having an eight bit R5 register 54 should be evident to those skilled in the art.

It should be also evident to those skilled in the art that this addressing sequence could be simplified if the I/O bus were used in lieu of EXT. Then, however, additional connections would be necessary to interface the second ROM chip 48' with the rest of the calculator system, thereby complicating the plug assembly for interfacing chip 48' with the remainder of the calculator system.

Assuming that the inputted page number is available in ROM 600, the inputted page number is multiplied by two and the resulting address is loaded one digit at a time into program counter 601 via register R5 65, keyboard register 54 and the EXT bus. As has been previously discussed, the two program codes at that location and the following location in ROM 600 are read out 35 thereof one digit at a time using a sequence of FETCH HIGH, EXTKR, KRR5, KR→Adder, SHIFT, FETCH, EXTKR, KRR5, R5→Adder, SHIFT instructions and so forth in the manner previously set forth for four digits. At this time, the four digit address of the first program code for the inputted page number has been loaded into a selected register 50a-50e. This process is then repeated for the next two program codes, which are loaded into another register, this address defining the first program code on the page immediately following the inputted page number. The difference of these two numbers is taken and stored and the address of the program code on the inputted page is then loaded one digit at a time into program counter 601 by generally reversing the above sequence and substituting the FETCH and FETCH HIGH instructions with LOAD PC instructions, thereby loading program counter 601 with the address of the first program code on the inputted page number. The program codes are then read out sequencially and compared with the inputted label, the calculator testing for a match thereof. For each FETCH operation accomplished during this label search, the aforementioned difference is decremented by one. If the decrementing difference becomes equal to zero before a match is found, the calculator generates an error condition inasmuch as the label being searched for does not exist on the particular page inputted by the operator. Once the inputted label is detected, the outputted program codes are loaded into program counter 54 which in turn is used to address main ROMs 20a-20c when a PREG instruction is generated telling main ROMs 20a-20c to branch on the address being outputted on EXT. The microcode at that address is then read out in the usual manner to accomplish the

function indicated by the outputted program code, that sequence of events taking between fifty and several thousand instruction cycles, for instance. At the end of this sequence of instructions, a flag is tested to determine whether another program code is to be read from second ROM 48, or whether a program code is to be read from the program code storage area in RAMs 14a-14c, whether a program code is to be read from the aforementioned constant ROM area in double SCOM chips 12a or 12b or whether the calculator is simply to 10 await another keyboard input by the operator. This flag is a memory on one of the double SCOM chips; the control of which the above-mentioned elements control calculator operation will be subsequently discussed. Assuming control is to be directed back to second ROM 15 48, FETCH and PREG instructions will again be issued to cause the calculator to branch to the location defined by the subsequent program code in second ROM 48. This process will be repeated until a RETURN program code is loaded into keyboard register 54, and main 20 ROM 20a-20c branches to the location defined thereby; there instructions transfer control back to normal keyboard inputs and the display is activated with the contents of register A, unless of course, the above-mentioned 2ND, PRGM, page number, label key sequence 25 occurred as a separate chain in a user inputted program in RAMs 14a-14d, in which case, control would be then returned to the program thereat.

It has previously been indicated that after the page number has been inputted, a label search is commenced 30 on that page by inputting an appropriate label, i.e. either the labels A-E or A'-E' or the subroutine key (SBR) combined with a non-numeric key (indicating that such key is being used as a label) or a three digit number (which is treated as a relative address, as aformen- 35 tioned). It should be appreciated that data may be entered into the memories, including the display register, after the page number is inputted and before the label or relative address is inputted. In fact, many of the programs in the embodiment of second ROM 48 pro- 40 grammed according to Table VIII assume that the number in the display at the time the label is inputted is to be used during the execution of the program identified by the label.

Referring now briefly to FIG. 19, there is set out the 45 utilization of the sixteen registers on the two double SCOM chips 12a and 12b. Each register can store up to sixteen digits, each of which has four bits, of course.

Registers 1-8 and 12, as well as digits 1 and 2 in register 13 are reserved for heirarchy control, although reg- 50 isters 1-8 may be addressed from the second ROM using the aforementioned heirarchy address program code.

Register 0 is reserved for: (1) ten user flags, (2) the RAM/Constant ROM Program Counter and Program 55 Source Flag, (3) last key entry and (4) a fixed point display indicator. The Program Source Flag in digit 3 and the digit 15 flag in Register B 53b (FIG. 3a) define where calculator control is to be passed after the presexecuted. If flag B 15 is set, then the calculator is under control of a program either in (1) RAM's 14a-d, (2) second ROM 48 or (3) the second ROM portion of the constant ROMs on double SCOM chips 12a or 12b. If flag B 15 is reset, the calculator is under normal key- 65 board control. The program Source Flag is a 0 if control is to be returned to RAM 14d-d area; a 1 through 7 of control is to be passed to second ROM chip 48'; or

an 8 or 9 if control is to be passed to the constant ROM area.

Registers 14 and 15 are utilized to permit superroutining of the programs in RAMs 14a-d or in second ROM chip 48'. Thus after control passes to the element specified by the current program control flag, the stack implemented by registers 14 and 15 is popped and the location and new program control flag previously in level one thereof is inserted into digits 7-3 of register 0. Of course, when the number of superroutine levels in the stack is one or greater, as indicated by the number in digit 0 of register 15. The stack is pushed (i.e., another level of superroutining is added) when (1) a function stored in the constant ROM area (e.g. P→R) is encountered; (2) a label is encountered (e.g. A-E or A'E'); (3) a subroutine program code or key depression followed by either a three digit address or a non-numeral label address (which initiates either a branch or a label search in the element presently controlling operation and if the second ROM chip 48' is the controlling element, the label search is limited to the present page); or (4) program codes or key depressions for 2ND, PGM, and then A-E' or SBR and label (e.g. SBR X² or SBR =) or SBR and a three digit relative address (initiating either a label search on the indicated page or a branch to a specific program code on that page whose address is determined by adding the relative address to the address of the first program code on that page). As can be seen, six levels of such routines may be employed in this embodiment, with digit 0 of Register 15 indicating the number of levels actually being utilized at any given time.

Register 13 stores the addresses of the useable data storage area in RAMs 14a-d, which may be varied or reconfigured by the operator inputting appropriate OP codes, as previously mentioned. Digit 0 of register 13 contains a flag indicating whether angular results are to be provided in degrees, radians or grads.

Register 11 is used as the T register, for the comparisons made in the "conditional go to" program codes, while register 10 stores eight program codes during operations under RAM 14a-d or constant ROM control, at which time the eight programs stored in a constant area or register in RAM being accessed are temporarily stored in register 10 to simplify the extraction of the program code to be used to address first ROM 20.

Register 9 contains the old and new page numbers which allows the user to change pages easily. Register 9 also contains information about the program size, size of the RAM and also the program's security flag, which may be stored in second ROM 48, if desired, as forementioned.

Referring now to composite FIGS. 18a-18i, there is shown a detailed logic diagram of second ROM chip 48'. BCD ROM 600 is implemented as a conventional virtual ground type ROM of the type disclosed in U.S. Pat. No. 3,934,233, entitled "Read-Only-Memory For Electronic Calculator", which issued Jan. 20, 1976 and is assigned to the assignee of this invention. Decoders ent set of instruction words from first ROM 20 are 60 620 and 621 used in addressing ROM 600 are important features of this invention which permit ROM 600 to be addressed using BCD data without wasted space within ROM 600. The decoders heretofore known in the prior art, such as those exemplified by U.S. Pat. No. 3,934,233, decode either binary, octal, or hexadecimal data, as the case may be. These decoders may be used with a ROM to decode BCD data, of course; however, in that case, large portions of the ROM would go un-

used inasmuch as hexadecimal numbers 11 through 16 would be decodable, but have no need to be decoded. Using the addressing scheme herein disclosed, permits the addressing of ROM 600 with BCD data without the wasted space within the ROM which would otherwise 5 result with conventional decoders.

ROM 600 is implemented as a 5000×8 bit array for storing 5000 eight bit program codes, the addresses thereof being the BCD encoded numerals 0000-4999. These four numerals are stored in program counter 601. 10 Decoders 620 and 621 are able to decode these 5000 addresses without decoding the non-BCD codes often seen in the binary data contained in a register such as program counter 601. As will be seen, the ROM metal line decoder 620 uniquely decodes the one of 125 metal 15 lines while the ROM difusion line decoder 621 decodes one out of forty difusion lines for each bit in a program code. Inasmuch as 125×40 equals 5000, 5000 program codes in ROM 600 will be uniquely identified by metal decoder 620 and difusion decoder 621.

Metal decoder 620 comprises a plurality of one of five decoders. These one of five decoders are provided in a three level cascaded arrangement inashuch as $5 \times 5 \times 5$ equals 125. Referring to dashed lines B1-B5, it can be seen that the dashed line B1 encompasses a one of five 25 decoder, as do references dashed lines B2-B5. The inputs of one of five decoders B1-B5 are connected to the outputs of one of five decoder C1, all of which are used to perform a one out of twenty-five decode. One of five decoders C2-C5 are identical to one of five decoders 30 B1-B5. The five outputs from one of five decoders C2-C5 are each coupled to one of five decoders like B1-B5 (not shown) for providing the decoding of metal lines 26-125. The inputs of one of five decoders C1-C5 are connected to the output of a third level one of five 35 decoder identified by a reference line D. The B level decoders (e.g. B1-B5) are responsive to the A1-A3 bits outputted from program counter 601, while the C level decoders are responsive to the A7-A5 bits and the D level decoder is responsive to the A9-A11 bits from 40 program counter 601. The remaining bits, (e.g. A0, A4, A8, A12, A13, and A14) are decoded by diffusion decoder 621, for providing a one out of forty decode. Diffusion decoder 621 is divided into eight sections 621a-621h for addressing the eight bits of the addressed 45 program code. As can be seen decoder section 621a has one output line (P_o) one ground line and 39 intermediate diffusions, inasmuch as ROM 600 is of the virtual ground type. Decoder sections 621b-621h are identical to section 621a, but output the P₁-P₇ bits of the program 50 code.

It should be evident that decoder 621 performs a one out of two decode for address lines A0, A4 and A8 and performs a one out of five decode for address lines A12-A14. It should be evident to one skilled in the art, 55 moreover, that other configurations of decoders 620 and 621 could be utilized. For instance, metal decoder 620 could be arranged to perform a one out of 250 decode by doubling the size of that decoder and adding a one out of two decoder of line A0, for instance, in front 60 of the D level decoders, while diffusion decoder 621 would perform a one of twenty decode by deleting the A0 address line 0 and collapsing the size thereof by deleting the odd numbered diffusion lines.

It should further be evident to those skilled in the art 65 that similar BCD only addressing schemes may be used with other sizes of ROMs. For instance, a 7000 word ROM may be BCD addressed with an one out of 250

22

metal decoder $(2\times5\times5\times5)$ and an one out of twenty-eight difusion decoder $(2\times2\times7)$. As can be seen; the numbers in the parenthesis are the prime number factors of 7000.

Diffusion decoders sections 621a-621h output the P₀-P₇ bits of the program, respectively. The P₀-P₇ bits are outputted serially on external during state times S₃-S₁₀ in response to a decoded FETCH instruction while bits P₄-P₇ are to be outputted serially on external during S₃-S₆ in response to decoder FETCH HIGH instruction, as aforementioned. The Po-P7 bits from decoder 621 are connected to bus 623 when strobed by shift register 622 beginning at $S2\phi2$ for the P_0 bit and when enabled by logic 607a in response to a decoded FETCH instruction. Bits P₄-P₇ are conducted to bus 623 starting at state time $S2\phi2$ when strobed by shift register 622 provided logic 607b receives a FETCH HIGH command. Bus 623 is coupled to the EXT line via external output buffer 624 when enabled by external output control 608. Control 608, in combination with logic 625, couples bus 623 to buffer 624 in response to either a FETCH or FETCH HIGH command. The data on bus 623 is one-half bit early due to a one-half bit delay in buffer 624.

Program counter 601 is provided by a 15½ bit shift register, comprising thirty-one inverters. The other half bit a delay occurs in the one bit adder/BCD corrector 604, thereby providing sixteen bits of storage for storing four BCD numerals. The least significant digit in program counter 601 is loadable from a four bit serial numeral appearing on EXT during state times S₃-S₆ via digit control 602a in response to a LOAD PC command. As can be seen from FIG. 18, digit control 602a inserts a new digit in the least significant digit position in program counter 601 by coupling the data on EXT to inverter 626 and open-circuiting transfer gate 627 connecting inverter 628 to inverter 626. Inverters 626 and 628 are two of the thirty-one inverters in program counter 601. Digit control 602a also outputs to bus 629 serial data stored in program counter 601 when enabled by digit strobe 603, the digit appearing on line 629 being one-half bit early compared to the time at which it will be outputted on EXT in response to a decoded UN-LOAD PC instruction.

Digit controls 602b-602d are identical to digit control 602a, except that they are connected to program counter 601 at appropriate places in the shift register therein to interface with the next to the least significant digit through most significant digit positions during the S₃-S₆ state time period. Bus 629 is connected to external output control 608 which functions in combination with logic 630 for conducting the BCD digit outputted from the enabled digit control 602a-602d through to EXT during S₃-S₆ in response to a decoded UNLOAD PC instruction. Bus 629 is one-half bit early compared to the data on EXT, because of the one-half bit delay associated with output buffer 624.

Digit strobe 603 is comprised of a four bit ring shift register counter for sequentially enabling one of the digit controls 602a-602d. Shift register 603 advances in response to a LOAD PC or UNLOAD PC command by logic 631; shift register 603 for enabling the LSD digit decoder 602a in response to a decoded FETCH instruction by a logic 632.

The four digit BCD number stored in program counter 601 shifts through program counter 601 and from the output thereof back to the input thereof via the one bit adder/BCD corrector 604 each instruction cy-

cle. The contents of shift register 601 is coupled to thirty ROM address buffers 633 during S_{15} . ϕ 2 through $S_0.\phi 1$. The output of the thirty address buffers 633 provide the A_0 - A_{14} and A_0 - A_{14} outputs to the metal decoder 620 and difusion decoder 621. Only fifteen stages 5 of the shift register in program counter 601 are outputted to ROM 600 via buffers 633 and decoders 620 and 621, inasmuch as the most significant bit of the most significant digit in program counter 601 need not be decoded when the largest address is 4999. It should be 10 evident to one trained in the art, however, to utilize the outputs of all stages and to increase the size of the aforementioned decoder 620 or 621 to accomodate extra address lines for using larger addresses than 4999.

One bit adder/BCD corrector 604 is a single bit, 15 are not decoded on chip 48'. serial adder that adds one to the stream of for BCD digits circulating through it from program counter 601 in response to a decoded FETCH instruction. During NON-FETCH (including FETCH HIGH) instructions, the four BCD digits circulate through one bit ad- 20 der/BCD corrector 604 without the add one operation being performed. The one bit adder/BCD corrector 604 does a "look ahead" at the serial stream of data exiting from program counter 601 in order to determine if BCD correction is necessary when an add one operation is to 25 be accomplished. When corrector 604 receives the least significant bit of a digit, it is also provided with the most significant bit of that digit for the "look ahead" operation. Corrector 604 is also provided with a clock signal, BCD CORRECT, for indicating to corrector 604 when 30 the least significant bit of a digit is being received thereby. If during this time period the least significant digit is being inputted and a FETCH instruction has been decoded, one will be simply added to the least significant digit unless the first and last bits of that digit 35 are both a logical one, (i.e., a decimal nine has been outputted), then in lieu of adding one, which would form the illegal BCD code 1010, a 0000 is outputted from corrector 604 in the corresponding four state times and an add one operation is accomplished on the next 40 more significant digit via carry circuit 633 in corrector 604. Should that digit contain a nine, the above operation repeats and, if not, a one is added to that digit.

In one bit adder/BCD corrector 604, adder gates 634 perform the add operation when a one is outputted from 45 add one insertion gate 635 unless inhibited by gate 636. Gate 635 is responsive to a decoded FETCH instruction and state time $S15\phi2$ for inserting a logical one into adder 634 in the least significant bit of the least significant digit or for inserting a one in the least significant bit 50 when enabled by carry circuit 633. Gate 636 is responsive to a decoded FETCH instruction, the A₀ and A₃ bits from program counter 601 and the output of gate 635 for generating four logical zeros when a BCD nine is to be incremented during a FETCH instruction. Gate 55 636 is enabled by timing signal BCD correct at $S_4\phi 1$, $S_8\phi 1$, $S_{12}\phi 1$ and $S_0\phi 1$, the BCD correct signal being delayed 1½ state times by a logic 637. Thus once gate 636 outputs a logical zero disabling the output from until the BCD correct signal is again generated from PLA 610. Carry circuit 633 is responsive to adder 634 for generating carries within a digit and to gate 636 for generating carries between digits.

The state time generator 609 comprises sixteen state time drivers, the first of which is responsive to a timing signal on IDLE for sequencing the state times generated thereby with the state times generated on the other chips in the calculator system. The outputs from the sixteen state time drivers are supplied to a PLA 610 for providing various timing signals used, for instance, for outputting the program code during S3-S10, receiving and outputting single digit addresses during S3-S6 and the like. PLA 610 also outputs in serial fashion four serial trains of digits mimicking the LOAD PC, UN-LOAD PC, FETCH HIGH and FETCH instructions which are outputted from main ROM 20a-20c or IRG. Of course, IRG also transmits many instructions which

These four serial bit trains are supplied to four serial instruction decoder circuits E1-E4 in decoder 611, along with the instruction words appearing on IRG. Each decoder in serial instruction decoder 611 performs an exclusive OR function on the data from IRG and one of the bit trains from PLA 610. If the exclusive OR function is satisfied for all bit positions of the instruction word (indicating that there was a match between the instruction word outputted and the bit train from PLA 610), then either a LOAD PC, UNLOAD PC, FETCH HIGH or FETCH instruction has been decoded, depending, of course, on which bit train is provided to the particular decoder for which the exclusive OR function was satisfied. Cross-coupled gates 638 perform exclusive OR function and discharge NODE 639 when a mismatch occurs anytime during the exclusive OR operation. The decoder circuitry encompassed by reference lines E2-E4.

It should be remembered that in the calculator system disclosed, an instruction is normally decoded during one instruction cycle and performed during the following instruction cycle. Inasmuch as the UNLOAD PC, FETCH HIGH AND FETCH operations output data on EXT and considering that the keyboard register 54 in arithmetic chip 10 must be sensitized to input this data by a EXTKR instruction, the data to appear on EXT from chip 48' must appear one instruction cycle later than the normal instruction cycle for executing decoded instructions. That is, the FETCH, FETCH HIGH and UNLOAD PC instructions result in data being outputted on external during the second instruction cycle following decoding. ROM 600 is a relatively large ROM, so for FETCH, or FETCH HIGH instructions the precharge cycle begins during the beginning of the instruction cycle immediately following the decoding of the instruction (by the FETCH M1 and FETCH HIGH M1 signals) whereas the conditional discharge occurs about one instruction cycle later. Thus ROM percharge circuitry 640 is responsive to FETCH M1 and FETCH HIGH M1 whereas the logic 625, 607a, 607b, add one/BCD corrector 604, logic 632 and the like are sensitized to delayed FETCH instructions FETCH M2 or FETCH M10.

I have described my invention in connection with adder 634, that condition remains for four state times 60 certain specific embodiments thereof. It is to be understood that modification may now suggest itself to those skilled in the art and that this invention is not limited to the specific embodiment disclosed, except as set forth in the appended claims.

TABLE IIa

								T	ABUE .	119								
HEX	CHIP	INST	RUCTIO	ON WO	RDS+													
ANDRESS			<u> </u>															
	146445				3518								_		-			
0055	110487				1004					-		-	_	-		•		
0033	THESRS				1440									_		. —		, ,
8035 8035	1455A2				143F													_
0034	***				IFFC											-		
0077	146545	1+06	1950	0437	1644	0447	1450	0055	005+	1460	natt	1916	1832	1450	1445	1837	4361	1FD4
0 f 4 A 6 f 4 G	T46545				1457													
0044	THESAR) of A	1 7 1 4	0049	0.05.1	9477	1674	CACI	0080	0407	1286	DART	IFAC	IFCC	1474	1886	1500	1504
0099	THESAZ	1554	1444	1 F P A	1545	1FFA	1440	1FAG	1144	1934	1054	1934	1FAC	1400	TEAR	1920	1844	1000
0000 0000	146582 146582	LEDE	0051	1854	1578	1504	1464	1845	1556	1646	1432	1000	15 DA	1566	1850	1547	IREE	1 F A A
nofe	THESAZ	1650	1 F FF	1854	1.64	1470	1552	1964	1856	TENA	1056	1456	1540	1F44	1542	1504	1987	IFCE
0 7 F F	146583	1467	TECA	1836	1 F 9 4	1558	1842	1006	1006	1+24	1505	1814	1544	1 aur	1 € 20	1800	1702	1 5 F &
0110 0121	146485 146485	04F7	0.020 0.020	4751	0080	0052	1656	0058	1806	0054	17.4	P 4 9 10	(194	VYD 3	4544	164	4575	0603
0132	THERRY	nina	***	0724	0663	4410	1149	666	1987	0467	1500	0447	0000	1.004	0011	V401	7715	0065
0103	T+C5#2	UFI	0015	0100	UDD f	0300	0101	DASF	0403	በብሎብ	PASA	0709	1094	0099	0768	1510	DASE	niph
0154 0165	146545				0121													
-	TH(582	0052	0000	1210	9437	0,173	0153	0437	170.4	0447	0195	0085	1075	0205	74F7	NAC 7	1112	በባንል በልነድ
0 1 M 7	I M C K M S	10 L Q Z	V121	DAGE	7111	0477	41F3	0040	1502	0467	OBES	1151	1DRS	DAAT	OPFT	0.060	1677	0300
•	1 M C S A 2	0 1 D 1	041F	0708	0146	ሰንሰዓ ለቁበን	ሳ ሰፍጠ ለኒኮን	U 1 2 1	0121	C4 1 F	0170	015P	9850	0155	1045	0044	ratu	0989 0350
0184	THERRY	02F3	0400	DAGE	8895	0045	0540	0414	0156	0111	0415	0177	0005	6114	0120	1017	ባህህ ከተነ የ	DAPA
_	146245	1454	0658	014A	PART	レントゴ	USEd	IDFC	0044	0.500	0406	n2F4	0101	DANE	0121	0404	1510	0415
017C 01FD	7455A7																	0.80
0155	THESP?																	0457
020F	146245	00 m e	nnes	0005	1995	9009	1000	1800	0020	1809	0000	1000	1000	OTPA	0107	0201	COOT	0404
0220	1+(542	• •			1804												•	
	1-6445	_			1404												_	
• •	TMCSAP	1804	0702	1 4 > 5	りゃりき	9933	9700	1847	OFF	1000	0000	0.030	1808	PEDO	0708	1005	CFUB	1085
	146442 44541				0005													T
- ,	146582				00DS 0051													
0797	146285	UTEA	NOF 3	P 1 1 1	DAOF	0497	uSt 3	0111	041F	0106	0461	0111	OANE	0131	0068	0044	1063	0040
8450 8450	4#2J41 4#2J41																_	0030
0204	T40582															•		00F2
ሰ 2 n m	146443	ስኤ ፅ ብ	0654	0.640	0004	1784	BOFB	0078	0030	5400	OLDB	0006	0014	FOOT	0709	0437	4014	OFDA
02FC 02FD	TMC5#2																	
0306	145245 542741	1809	0188	0100	9 3 6 6	0100	1405	0100	100D	0/37	0000	4400	0042	0085	79H9	1355	004	0974
031F	146582	0058	1808	0108	0402	0054	DARS	1430	0.408	OFF 3	0653	OFF	1095	1958	1195A	1054	0147	1792 02F3
033n 01	****	0030	1006	9709	1004	195 M	095A	0487	12F 3	0040	1 1 4	9450	1610	0008	1804	0300	0900	1909
0341 0352	146245 146265	ባለኝል	ብዳዋባ ላይላሶ	809B	1532	1467	1107	0010	5000	0000	0000	0043	1904	0011	0000	1808	nfn3	4500
•	140445	0054	0034	4726	1006	105A	1807	OINC	0020	1180	PRPA	1017	9440	1954	0055	00BC	1850	4021
0374	1465#5	1848	UIDE	7 6 4 4	TPAN	n2F §	u de U	0.300	PAFR	6101	0101	9704	DAFR	0101	0003	257	n PF n	OCFA
0346	TMC542 TMC542	7111	7101 040F	0121	P F &	0.10*	003C	0000	0140	0144	7040	0164	0019	1500	0170	1904	1184	0000
0347	T-(5A2	0.40.4	0101	NARE	0111	OLDE	0074	0004	0004	AUBA	0101	0074	0004	0004	nnH4	0400	4400	0 4 V C
4 3 H M	1464W5	u u 9 d	<u> በባና</u> ტ	4910	1189	0059	0044	1949	0051	በሰርኝ	0.000	4000	0011	0133	በሰባቶ	1208	4000	0454
•	T 46547	, -																1744
038 #	SERBOAT																	0493
0359	THESAP	0.253	0111	DATE	0173													
0 u o n 0 # 1 }	14(542 447)41				7619 7737													
•	THCKAP	0033	0.45	***	1007	0.688	0.60 W	0600	0059	1016	0010	TABA	OAPR	1204	0000	06 96	1405	000
	1465#2 1465#2	1512	nF nq	0012	1834	05.24	000 0	0000	1815	6306	1819	0040	9500	1 nan	0005	0F 64	1808	1954
	146245				1574													
. .	100543				0427													
	5A2)41															•		
9 4 4 4 9 4 4 4	1 MC 5 M 2																	1862
	146445						_	-							•	-	_	
	146542																	
Bally	146582																	ጥጥበን በልበብ
Naff	146542				7419			-			.,					_		
0455	442341	1564	1919	1584	1879	1836	TARR	1 F F A	1990	1907	0051	100#	1900	1004	1022	1060	1862	IFAL
	<pre><pre><pre><pre><pre><pre><pre><pre></pre></pre></pre></pre></pre></pre></pre></pre>	r												_		•		1900
*	7 + C S A 2																_	19114
0543	146445	1594	1053	IFFA	e e e	1501	OFPE	1705	030%	1591	0.0.0	RAAGO	1000	0415	1903	ONES	0619	1690
- - -	1 = () = 1	11 42 41 41	医香油	0567	useu	0103	***	0283	4015	0958	095P	OAIF	4508	4450	1004	9050	OOFE	0078
ባኝሗኝ የፍንል	<pre></pre>																	50A0
	14(54)	4140	1 \$ 0 4	4037	V513	1014	0058	1866	4240	lear	vd v a	1707	βስፍላ	1 4 4 (APPA	0100	1730	1004
个写母鱼	745 E # 2	4540	***	0300	1895	0014	0.044	1206	0050	luat	CATE	6000	nens	0530	1530	0005	1876	0.040
ጠካፋዋ ማፍፀል	545341 547341	0 0 4 ± 0	ጥዚያ ጫ ለው።ስ	3 F 7 F	ባስሰሰ ሰለፍሎ	ብሰርቶ መለከ1	1575	4146	- PA + #	CALA	1400	0001	0007 014	5100	0045	4100	1610	0000
	THESAS																	
ስፍካሮ	T 4C KAZ	1 = 4 7	VEFE	nor t	PAFE	P 1 9	11#F	1601	0165	በልፍ록	0145	1790	0082	ተላከ2	1881	1865	7855	1400
0587 8588	1 4 (5 4 2 1 4 (5 4 2	-																ለነሰሳ ለመፍክ
. ,	► 5 7 7 4	* 111	4 3 4141	11 1 11 11	e I e ti	4) 4 PAP	47 L # 17	,,,4	r91 (11 01	10 4 1	1 77 1	1767	11 16 1 14	1 12 1 15	17 T T	rr wa wy Ph	0 0 5 3

DHOF TMESEL

28

HEX ADDRESS	CHIP	IN:	STRUCT	rion 1	WORDS-	•												
060#	*****	0583	ACEL	4718				4 = 4										
065n	146245 146341	0.0 F.W	1257	0000	1116	0204	1504	0213	0404	0304	1804	0058	0048	1004	4504	0050	0052	1267
0631		A 40 A 41	2.4.5	1111		. በምረብ	3 44 (T 4 4 5	በልጜጜ	MAAK	0475	1030	AACA	ARAB	A 1 4 A			
0642	, , , , , , ,	1 - 5 -		116 112		6451	O A) #	りしいろ	C 4 4 5	1010	N.C.D.S.	VE 3 V	66.34	68 3 h	AFAE			
0453 0884	4#2341 442341	11 7 7 7	** # 1 **	11 = 11 4	пави	uryn	1	OAFR	ハススハ	1835	74 H S	7240	2440	A 1 7 %	1840			4 8 8 4
9+75	A CALE	11.1	4 -		1518	Lar.	リベリン	በቦልጜ	ባበሉቦ	OCHE	888	010¢	2010	1864		* * * *		
4440		1406		1,144 - 4	4, 15 m %	3 M / ~	714 1 (1	81 PP P 94	1871	7101	A 3 E A	* • T •	* * * *					
0497	542341 442341	*, *	, ,, ,, ,	P 11 7 P	44 🖷 4, 44	(1-1-	1144	(V () Y	ብያ ያና	りょうし	VOUE	1586	A A & L	A A 4 A	A A E A			
064ª	¥	4 . 47				** 🖷 1* (*	9413	0.65	0155	1140	001E	~ ~ ~ ~	A C A .	1 7 7 4				
DACA	T40582	0 4 1 F 0 0 7 O 0 4 D 7		7	1,141,1	1	いいろい	1 / PP	£ 17 4 M		$\mathbf{v} \cdot \mathbf{v} \cdot \mathbf{v}$	1104	A A A 3	1855	*			
0 6 D B		, 4		,, 1 1 1	11 1 4	UIVT	いりひろ	U.C. / C.	ביון ח	1709	VINE	7115	VIDE	AIRE	LAAE			
•	-			1 44.4	17 7 7	14 M 41 L	F131	1 5 5 6	אריות	1000	7100	VIVI	736 m	AA33	***			
0 6 F D 0 7 9 F	1465A2	A 11 3 h	A and the	.14. 8 14	1 - 11 -	() A] A	1447	41.44	1655	MAAN	AIDH	ለረር ነ	ACOA	AATA				
0715		0104		الانف سا	אב ווו		1604	1334	שרוניו	TEN 19	DUIJU	1 7 1 N	14 6 4 6 41	100				
0730			1.66	L. 11. 10	7100	ויי איט	th trian D	() A () 4	THE THE	13 7 2 2 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3	1 15 15 1	ለሮ ኃለ	OCA	A A 4 A	1415			
		11. 15.0	it A a to		11 1 . ~	1 - 0 ()	nttp	1 7 1 3	P 2 7 4	0475	1819	ARMA	1518	AP 31	A P & A	4000		
0752 9763		11 - 11 -		0 2 1 4	1 10 4	11 J 11 m	1.10	u a 3 ta	1707	DC PP	1643	1043	LDA2	1541	0148	1200		
	146645 CA2341	0013	0123	1555	7445	0485	0475	1734	0000 0445	1070	1112	0064	1614	1967	0051	otno	4800	1500
•		11 1 7 1	** 1 * *	(****	41 # 1 -	DEC N	0178	UVUL	патж	0.405	1908	2 P 1 N	1 6 3 3	0 A 7 C	A C			* . * *
	, , ,	1 4	1.11.3.3	11 to 10 Jr	1-03	444	прын	426	415	1 ብለኤ	n 1 7 ₽	CC 74	AAFA	4 6 6 4	A A A B	4 4 7 4		
0747 0748		E dance.			11 🛎 (7 🤛	U 1 5 1	01117	urca	POAR	1 4 1 2	የ በ A ባ	1361	MAG. 8	A 1 # 2			4	
	145445 145445	Q M 11 4	11111	יינוםע	1/1/	1000	n 1 sn	የተመመን	пипл	1807	A . 1 G	4 E m .	A = 4. A	**				
7704	•	****	ALTERNATION OF THE SECOND	1 26 64	11 8 4 17	A-61,	אן וון ן	الأقلافانا	140	D107	MAIF	D GU V	O I U A	AEAB	A C A A	4 4 5 4		
• •	• • • • • • • • • • • • • • • • • • • •			(1 mm m) .	Linus	0497	n2F4	0131	041F	0103	OCEE	0676	2008	BOOR	1576	0434	1744	400A
ባንዶሮ ብዶዕባ	, 6 , , ,	1 1116	*1 ** ** **	11 11 47 PM	4100													
•	1465#5	CANO 1200	11400	1665	1559	0320	19AF	0091	1560	1148	5400	1001	1670	1785	4510	1805	4354	4454
リーファ	14[547	bt 11 a	1708	ሳይኮሎ	0150	1500	0720	1500	0700	1000年	043F	0400	HADA	DAFA	GARE	0400		4360
0634	146245	しょいち	0160	MAFD	1447	ሁሳኮል	4000	TANC	ODCA	1767	9999	0002	1689	0400	0219	0231		0175
ፀዶኔል በዶፍፍ	145445 145445	1000	1714	1743	0.00	1 4 4 7	1005	2247] And	0095	0115	1200	0045	0475	1804	0044	4521	U # 3 #
DAKE	1455A7 1455A7	1724	7614	1502	ስቦኮኔ የ	0253	10.03	0951	0890	1774	0000	01117	0000	0905	1007	1405	BCFA	0105
11 # 7 7	1-1445	0060	0444	עיוניי	4524	01 1 1	041F	0103	ጠ ባባብ	CAIF	0150	LAGA	0509	1900	200	4060		
U T A T	17(772	A to to A	OJUM	ባባፍ።	ባዋጙጫ	4564	በማፍዛ	0950	0953	0453	0951	1200	6951	1001	0008	1000	RANK	APE 1
0 M Q Q	126445	nalu	4.0 %	0101	u + u =	ተህተወ	לים לום	1000	FFE	0621	1604	0000	0030	OORE	0102	8836	8886	A A A G
	THC582	040D 0467	POFF	ASAG	ብዓ ነገ ብዓ ሶስ	1506	After	1 5 5 6 6	0000	1004	0100	Vanu	0418	0554	0145	1118	AAAA	1584
OACC	121265	אין וטָ	a a n a	4 > 4 4	no P A	1710	UCEC.	1518	ACF 4	1 4 2 0	0145	6464	1744	0080	1818	AC LL	1174	4600
0 = ()	しったうかん	1 7 3 7	U the U	1 413 13	ባልሮሽ	9157	DAIM	1507	0107	U O II W	いうちゃ	BAAT	0956	PACO	IFFA	2008	4004	050i
0 M E E 0 m f f	146245 146245	11 41	1 / 4 //	41. F (3 Li	ប្រហា	0100	njon	የ1 ስላ	6166	የ1ሰባ	ቦነባብ	0100	0100	ሰቡክስ	1804	0051	0010	6069
0914	145547 545347	4410	Ankn	0.2F.A	8000	9101	0050	1157	0000 H	0720	1805	1435	0497	P117	0157	0037	4025	1737
1 < p n	1-(-)	Cf 7#	3 0 0 M	but m	1050	u S D m	U O J O	1444	4103	1442	1	1	0040	0152	1564	OTEF	DALF	0101
44.43	1-(772	0175	3 > 6 4	OFCE	ስነ ስቴ	1805	נחוח	PAAT	PAEU	0107	MAFS	0065	0045	0457	DAIR	CAUD	AAEL	***
0954	_	4046	0048	15.05	0308	0.030	11110	0014	1660	A P P A	01) (0	OFOA	1100	0000	0051	147#	ATAR	0131
0.44	THERAP	0457	0418	CLOR	nten	0031	0700	1444	0107	0174	CADI	0254	0131	0415	7 5 6 7	8853 8183	1104	0711
11 4 1 6	150547	0131	C B OF	ጠነበነ	NAUL	0175	የባርል	በየበብ	0648	1002	0709	1600	ODOB	0177	CAFO	0.300	BANA	A PA A
Г РРЛ 0 ФФш	1-1-42	1000	eluna	6460	1510	SOUP	N 6 9 7	1A15	0107	1441	MARS	1457	0105	1591	0475	8448	1441	MALE
•	てべたちゃつ	1045	7445	1445	7405	1000	PULL	ላስር A	1751	0100	0100	0005	0015	0095	AAFR	1308	04.10	P445
(1.4.4.4	7"5 542 5 4 2 3 4 7	nt b a	OF TH	1773	ኮሮፍጫ	0050	1561	0.050	0032	18 61	0011	カクフし	1 F R 7	0485	1514	0475	1700	BAAR
09CH	, - (1 - 0.0	11 2 7 7	1714	ማብ ም	1 E 3 D	0445	6102	0475	1036	0445	1001	PAAS	1434	0155	1048	A M K	INEE
ሰዓላር ሰዓነስ	7455A7	n ima	1 + 6 13	1055	0548	0350	1805	ብማቸው	1221	0640	1173	0045	0C7E	OFOO	OCSA	1430	1756	1557
Udee	THERAS	0 C 4 #	1005	1 407	ם וואייו	0002	UE ud	INGE	UC > 3	0(41	9050	IADA	OCAB	0031	0724	1777	C044	U25U
			•				•											
								ም ል የ	LE II									
13 F: 42	G11.5	•	(-	.		1	110	,55 11									
HEX ADDRESS	CHIP.	INST	RUCTI	ON WO	RDS +													
					<u>-</u>		.				·							
A P	•		. . -	1867	1440	1888	JULU	10 F F	1001	1996	11.05	IHDD	1186	nipi	1FAC	nngo	1291	1895
0 4 0 F 0 4 > 0	146681 146681	3 7 በ F	4444	1100	1570	1 44	1065	1417	nnea	1(30	0041	IFDE	0044	REUM	1519	0140	1004	0427
9431	146241 146241	4010	0012	MANN	MALM	1081	NEDA	1085	ከተማወ	0467	1155	NOTE	1762	П1П7 П4#7	775 T	1603	0000	0061
6442	THESAL	0101	412	4.200	ካር ዛ በ	4000	1034	0110	MINT	0102	MATE	MILLA	0C.7A	0040	1050	0 9F A	APPA	DADE
0 4 % ች	THEFT	በተችተ	VAME	ክቊኞች	6249	1540	በዓለዋ	ሰበተመ	1004	ላ ኮ C #	ለ D ካ ዓ	ը մի մի	1810	5447	PREM	0589	0500	1006
0175	THECKER	חחיוף	טטטט	በነቆሶ	1003	ሁስተሁ	444	1791	uuni	I DC 0	ለቦሩል	0107	1400	1457	7440	1507	0445	1768
0 # 8 %	THERAS	7747	1806	MAUR	1781	DUTU	1145	0110 0140	1173	1#0"	N# 15	4175	7447	1534	7845 AFEA	INDE	7445 7446	1536
0.477	IMPERI	100	n495	1 7 1 4	0175	n445	1 * 0 4	2401	1495	\$ P D B	0055	0485	1804	4045	6646	02F N	1140	1067
0448	146583	6036	1 # 0 #	ሁኔባው	U 4 H W	4455	MINA	ፍንፍን	Clas	6500	^(u f)	0 40	ANDC	1824	OCSH	Ores	1816	2630
0464	1455#3 1455#3	ng ar	DF MA	1877	D A I O	4110	WH 3u	4414	10-4	1602	(3.54	1410	9648	4930	9509	1410	0110	nfng
040P	THERRY	いろまい	Ultur	Valu	1049	0440	1841	1536	4CHY	1245	05.20	1907	UCAG	OCTE	4654	1869	AF 19	IROA
	-	U.C. m vi	0.208	SELVE	ባዩ ለኳ	0014	1010	0903	4060	UE SO	1525	DCAG	0700	1209	0032	0941	0700	1818
OAFD	THESER	UE 0.2	9695	1507	6177	0001	4451	nifn	DOFA	0140	6107	0072	0169	1403	6669	0004	10F1	7040

DAFD THESPR 0FD3 0FD2 1FE7 01D7 00D1 04FD 04FD 04FD 0107 0077 00C9 14D3 0099 0004 1EF1 04G4

PAIR THESAS MIND 1806 1003 1804 MADE 1802 1800 1888 1888 1888 1888 0725 0021 0602 0725 1010 0680

9830 TMCKR3 1407 NCWA NCKW NENN 138M 1811 NENG 1806 NCWN NGNN NENN 1851 NACG NON1 111N7 NAGS DATT

1941 TPC543 1014 0445 0455 0447 1804 0485 1805 0407 1804 0485 0487 1004 0427 0750 0485 1804 0300

NASS THESAS DIET DOER DEFA DIRI DAIF DEDD DIST DADE DIRI 1874 TEAS 1857 TEAF 1749 DARK 1264 DATK

UNDS TOUCHS TIDE OBER 1364 DANS 1467 DOMS 1469 DOMS DAND DIED OIED OIED OADS OFF DATE DADE DOTA

LEST UPDA LODE DODE DODE DODE DODE TEST DETE TEST DETE UPDE THOU DEUD UTDE TEND DEND DEST

12FR 14PC 1594 1F92 1847 1HF1 1PFR 1F52 RAW2 1F14 1772 R153 R153 R153 R153 R145 1034

30 29 TABLE 11b

INSTRUCTION WORDS+ CHIP HEX ADDRESS UNER MORK MORR PEUR HEAR ASPE ANTH ACTH 1495 MODA MABR MORA MORA MARE PIAL MODER APRA THEKAR DAME PERS PERS AND PIES CARD DIES BORD DAME OFFE SHAD OFFE BEIN AUTS ALES ABOR AND AUTS PASS UBOY 1904 6645 1904 6645 1904 6645 4646 6448 6105 6405 646 6105 1666 666 6676 6674 THESAN OPAT 0044 0102 0080 0102 0131 040F 0311 000R 000A 1791 0039 1537 0009 010R 06F7 02FA 0131 106231 AMAN በልሰፉ ሶነነነ ነፉቦ። ሶነኮን ብነኮዶ ሶነኮን ነበህፉ ነፉንን ጎዶРЬ ሰኞዶች ከ2ነቱ በሎበኝ ሶልዓን በነፉብ ነንቆር ጣፋጥን ዕኞዶሎ 14(583 OWC & nite unit unite unite uite uite uite unua iniu uaus ciam mina usua uite ivaa uite ivaa uite uite 146441 THE NOFF NAFA NORM NIUM NAME NAME NATO NETO 1400 NIUN 0306 04F8 NIMI NIII 1ERF 166P 1FR? VHEW TERR OIGG ATOO DIOG 1-6581 MAFE 0104 0106 0106 0106 0106 0106 0106 0239 1FRS 0695 1F71 061F 0106 017E 00F4 1F41 0447 446243 ሰርስላ OPEN NINE NAME NIEN SOLD NAME NINE 1864 FOR FOR SOLD BOAR NIEN NIEN NIEN NIEN NAME NAME NAME NAME NAME NAME N 0[11 AGDA BIUN DG39 1843 NGNA 1846 1416 NOAA 1848 NNC9 NAND 14M2 NIDZ WIJE N3NG 1836 NNZN 4655 140543 1032 NOON 1012 NAON NAKS IROS OLIS 1685 NARS NAON 1815 NIOS NAUT OKES OK21 NEED PASS 0631 4419 6105 8239 1873 8666 1866 8439 1574 8418 8103 8231 8653 848F P111 9178 8578 8898 000 1 2 2 2 2 1 PAF AAAA 1801 CAUS 1040 AAAA 1806 1806 0502 AFAA 1846 AAAA AAAA ASEE 1805 0502 AFAA 1814 AFAA AAAA ASEE 0055 146543 ነውለጥ ለነጥን ለብጽሎ ለነፅዶ ለቁጥዶ ለነፅፅ በሣለዋ ነዶለሉ በያኮላ ላቸለው በኮዕስ የኮዕስ የልነዶ ሳቁቦት ይዋንዊ ሶጭሮዶ <mark>ነ</mark>ዶቦኝ 146583 0000 0031 NAIR D300 14DR D455 1000 0001 N1D7 1027 1450 0090 1808 0000 1869 01DE POCO 1499 146583 0677 NIDE 149D POUR MIRC IRDS NORM IFOR MINC MN3M MEN3 1897 DENG 1895 DCM2 1895 MERA 146583 1895 0580 1453 0544 0558 0519 1005 0545 0143 0080 1804 0404 0030 0007 0564 1008 0598 146543 THESAR DCAR 1042 NANA NANG 1231 NGFR MINT IMPR NOWL IMIS NATS 1086 QA65 1463 NASS 1783 1527 IMIF 146443 16FC 1645 1F34 1644 1818 164F 1495 1818 1865 1845 1845 1846 1865 1848 1845 1845 1845 1845 1845 1845 9576 146443 1431 DAKK 1840 1FKG 361F POPO RKAD RIPT 1FZP PPA 1F31 R665 B655 1660 9490 P49C DAFK TMC543 APPE PACS NAMP 1624 CAUS 167F 1831 NAMS 1986 NZSG NIBS NIBS 1968 155C NAMS 1998 156C OFFE THESES UADA CLUB 435C 425C 1444 6C44 4E54 1844 6C4C 6C48 435C 1811 46C4 4F64 6F34 6C40 0F64 neff 14M7 70F1 7031 NCPG 1CM1 NOCH 7MFD 7117 7110 745 1076 1471 2776 7445 1079 7455 146241 9010 1046 1431 1644 1662 1062 1826 1830 0487 0263 0111 0416 0803 0858 0818 1218 0049 0041 1-(44) 1500 146463 410 nair nana nair nair nair nair naha lehi birn luac naaz 1868 irbi rafi nifu alzi naif 12623 ULOF 010x 0457 0250 0299 1042 0304 0308 0676 0440 0308 1807 0648 0326 1805 0300 0186 0121 7 M C S A 3 0044 nile novu uist wave vist uisse uist walt ulbe uibe uset oseu oche oche oche usua ielu TMCS#3 2400 0121 1466 0131 1404 0102 1891 1806 1108 1178 1107 1074 1022 1176 1177 1434 1177 1100 1465A3 0074 1812 HAFT DZFM 9131 DA1F 9296 OGFA ODDF NG30 1858 DA77 OCF6 9809 1896 9284 9239 1852 146241 ODAT חבר אכדה הבוד הבחון החומי הבוד הבוד המבד המדב המדב המדב המנו בבוד המנו בבוד המחוף המחוף המחוף הבוד הבוד הבוד ה 146443 4 P J G 0427 PAFO DAUD PART POPO DITE DAZE MADE NAME POPE OPOR 1800 0174 PIZE 0174 PORO 1FAZ 146463 0049 חורה D304 KIDE that B5BA B467 B4FK 1982 P148 PK4K BC75 B4FR B181 B189 PB4R 1715 B185 1+0581 シフロイ 9465 COOL 4667 6664 1068 AZDB 6467 4264 6131 8416 6664 6131 8466 6111 4107 4108 1639 DCB 1-6443 ONTO 0309 030F 3248 0508 0467 09F6 1280 1F8F 037C 0121 041F 0106 0C30 0447 02F8 0C7F ሳበካር 146443 OCSA NEAD NEAD NAME 1908 NAME 0151 NAME 0111 N32C NIZ1 NAME NIZ1 NOAA NAME 1848 NAME TMESAS 0067 3mps noos pipt bups 1824 1829 ints nebs 1876 held nobs 1867 bomb 1015 bift nobt 1986 14[5A] WULL THESAS OFAF 1984 1986 1986 1866 1858 1868 1855 1856 1856 1876 1986 1978 0467 1914 1445 6445 1873 1597 of 2n 12655 1 ADA 1 ACE 1 ACE 1 ACA 1 ACA 1 E04 1 E02 1 E04 1 AEA 0044 0042 0064 0002 0091 0059 1 APA OF 31 146443 144F 1846 1FER 1844 1FF4 1FF2 1FF0 1840 01D7 0201 B007 04D0 0054 1F14 0001 1890 188F 1142 126241 0653 12641 NAME 1944 1844 1856 NOCO 1840 NIOS NOOS BOCE NOSS NOOS 18CA 1830 1850 1810 1840 1844 146543 DFAM 1000 1030 1037 7177 7051 1025 719C 7100 7100 7105 7180 1416 1037 1026 102C 1640 1806 0675 146543 1424 1424 1422 1420 1864 1884 AAAA 1884 BAAA 1814 BAAA 1856 1866 1408 1408 1408 1408 1544 THESAL 0 F Q T ጥፋህን በእምእ ጣኢንሶ ሶልሶም ሶነበነ በልሶዶ በማምስ ኮንምእ ከኮስዉ ሰኮበዉ ሳርሳዊ 1111 ሰዉሳም ነበሶር ሶዊንው ነፀርን በቆንን ብሎዎሐ ፤ለንብብ ኮցብት በጋዎሎ ነርኮን ብዕመց የሕነፉ ወነጥብ ኮցልጽ የሕነሽ በ5በ# ነይሎኮ ለցልቁ ሶነል፫ የነንፉ የጎንፎ ተዓኮጅ 0 F . . d \$ 4C 5 A \$ DFCA 146241 u E law 146543 PEEC PAAR BAAR WRME OSON 2888 36AG 8889 20AA DAAR PRKO E750 TAAR OFRI PIJO WEKE PORCO THEGAS OFFT THOSAR ጣላቆን ወለፊን ጥላብን ኮክጭሶ 1ሎሶዶ 16ሎፍ ለኒክስ በነኮስ ቦነኮስ ለነጥሶ ኮነስስ በ10ብ ለነበቦ 01ቦስ ሰነሶሶ ባ1ላስ ቦፉንኝ OFOE 7 A 2] 4 T ነፉሐር በቁኝዓ ነቦነ4 ቦልነም በነቡሶ ሶዓፋዶ ብርስም ለበሰም ለበሰመ አልፀም ሀነርኒ ለበዙዓ ሳሳቆቦ 11ሮች ቦብፋዊ 177ም ብላላል የ1ብ2 የሶፍር ነልሀን በነሀና ባ_ውሃቡ ብርንዱ የልጆል ባነቶן ለኒኮር በልቦጽ በ2ኛ6 ሳንርነ በልነም በቆጜኝ የል65 ባንኝነ 06 16 11.C243 ጥልገዙ ያኑባብ ሶኒኮቹ ያደማፉ ያይልዩ ጎንሳር በልብዩ በልብር በልባዙ በልቦች ጎስስ5 በልክቶ በልበብ በል5% ያዳቦጥ ሳልኮቦ ባዶፆፆ 1-6293 05 14 4440 AMFF 1014 1F55 N140 N4FM N1M1 N1N4 NATT RZFR PR98 NR92 1KPF NNCM NASA 1448 NNOA 146543 0141 14F2 nanc n231 naim n239 n17F 147F n234 148% nnf4 nnf5 0nn5 0475 læna 0n45 n445 18na 0857 74C5B3 7045 7455 1474 7895 8445 1484 9885 8231 8418 8815 848 048 8435 948F 8111 7486 82F8 THEKAL OFAR ብነቦን «149ን ሶንኖዬ ሶ111 ለ418 ሶኒስክ ሳዩኮስ ሰ111 ላልሰኛ ሶነሶ፤ ስልቦካ ዕልበካ ሳላነኛ ሳነኮሳ 1844 ሶ14ስ 65 7 1 146248 OFMS 746543 ስዓሄ። ለደነጽ ነርዓኮ ስልጜፍ ስልስኮ 1ሎቶዊ 15ል1 ለይቆቡ ስምናኮ ለልነ**ጅ ለ**ነኮለ «17<mark>ဨቡ 1</mark>፯แ። ሳይሳቻ ሶያሳነ ሰዓባም በሮዬሳ 40 10 **すいじらんし** 7044 4041 4041 4001 1C44 1D48 1744 4447 7257 6111 6218 8101 4948 645 1944 6960 6940 OF A F 7 M C S M R THESAS ስርዱኔ ስርዱኔ ሰዓዶሶ ለ111 በ4ላዶ ለ፤ለነ 18ላኔ 1749 ለነቦን ስለመቡ 1484 ስልቦን ሰንኑሮ ሳ1ላነ በ41ዶ ለዓላቦ ለ94ዶ OFRA Urcs በ14# ዓነሀ# ሶውዛመ ሳወሩዛ ሶወኮ# ሶርቆሶ በ፫40 ቦዊ#ዙ ቦንፑሳ 13%! 18ብብ 18#ር ሶፖሮ# ሳለሮብ 1ሳෑሳ ጣሳጋኝ ሶልኝ፣ 147587 VEUP THEKAS OFFA 146647 ነዋየው የጀልፍ ለፀሐው በዕልም ለተለከ መለየው ከእየተ የሃይነ ተለከተ የተለከ ከተለከ የመጀር መልሰ መልነት ዕንምል የላቸዉ በነባር ULLC THESAS 0131 0105 NADA 1880 1000 1-6543 1890 1845 1846 1846 1844 1846 1844 1856 1840 1878 1878 1834 1836 1878 1875 1834 1837 1837 1837 1011 1828 1820 1810 1824 1824 1814 1822 <u>1</u>820 1800 1810 1814 1804 1814 1894 1896 1810 1810 1870 146241 1025 146283 1033 1548 1502 1564 1542 15C4 1564 1564 1565 15C2 15D4 1546 1684 0174 1584 1684 1684 1584 1582 1582 1585 **(<** IFOA IFCO IFOA IFOA IFOC IFFE IFOF IFOO IFPA IFQF IFQF IFEC IFCA IFGA IFOA IFEC IFFC TWIKER 1054 THERRI 1884 1884 1846 1864 1845 1842 1844 1844 1877 1471 1848 1842 1878 1842 1878 1842 1846 1FR4 1FFK 1FCM 1F7F 1FF1 1EHA 1F7R 1FAK 1FAK 1FAP 1FAP 1FFZ 1FKK 1FRM 1FRA 1F7K 1F7M 1FDK 1964 146441 1870 1872 1874 1884 1882 1888 1888 1830 1800 1805 1834 1880 1888 1880 1850 1848 1844 1844 1848 1071 1 MC 5 A 3 THERMS 1848 1858 1822 1830 1846 1876 1856 1832 1886 1846 1858 1858 1858 1858 1844 1828 1834 184A 1878 1000 1-6591 1944 THESPS 1824 1084 1088 1822 1084 1082 1854 1888 1882 1802 1802 1806 1806 1986 1084 1828 1884 1888 ***C\$#\$ \$PF# 10F# 10FP P17E 14F# 10F# 10MP 10MP 1PD# 1PCF 1PE# 1P## 19F2 10CE 1P## 1PFC 1P#C 1044 ARDE APPE TADE TOOK TORE TORE TORE LORDE SADE SADE RADE SOUT SADE TOAF TOAF TOAK TOAK 1066 1000 **C\$#\$ 194× 017F 1F2+ 1074 107# 1096 1094 1076 108F 108F 108# 108# 108# 108# 1062 1084 104F 10#4 **C5#3 1075 1072 1093 1045 10#2 1052 1075 104# 10## 10#2 10## 109# 10#C 1054 10C2 105# 6107 1066 10## 1559 1534 1558 1646 1646 1860 1860 1861 1846 1856 1856 1874 1846 1854 1846 1844 1844 1852 1117 146442 ***** 1151 1132 1565 1668 1054 1055 1666 1664 1054 1665 1664 1666 1665 1669 0481 1804 0171 958 9741 1-(44) 1143 10644 \$FSS MARE BASE DAST BEEN ALLE ALDB WEDE WILL BEEN ASS BEEN ASS BOOK ASS ASS 146543 741F 7170 1F14 7177 7146 7478 77FR 7116 7508 1678 717F 717E 1874 7170 747C 747C 711A የሥርፍላን - 1094 ባልነኛ ለባጥበ ብ5ለዓ·ነሖፍኝ ሰልደን ዘጋፉን በ111 በ418 ሰንጣስ በ4ለዓ 1404 በተበን ለፋቦዓ ባ4ጣላ 1844 ቦነበን 1165

TABLE 11b

HEX	CHIP	1851	RUCT	ION W	ORUS+													
ADD RESS																		
1176	146543	PAF 7	6564	OAFS	4121	0115	0100	PROF	1030	DATE	4410	1111	0420	2370	9548	0640	097F	***
	1-0504	1403																
1108	THEKRS	0131																• •
1140	****	_																
1184	THERRS	•										•						
	THESAS																	
LIDE	THESHE	HARF	0121	0051	1463	1544	0105	DASE	0103	0958	1953	4040	0111	0000	0 A F 7	0253	0111	0405
1150	THESAS	0004	0004	1768	1872	0188	0100	0100	0100	0100	0100	0100	0100	0100	A445	0910	1046	1050
1156	THESAS												_			_		
1506	THESAS							1151										
1227	146543		-					nor 3				•	-				_	7
1531	THESAS	IFFA																
1242	145593							0173										
1253	146543																-	
1240	14(54)							0101					-		_			
1275	146643														-	-	-	-
1244																•		
1297	146583	-	-												_		•	
1244															-	•		Ŧ
1244	142341													_			_	
1364	THESAL		•											-		•		-
1508	14644	•						0177							_		-	
1266	TMCSAS	-						0415					-	_	-		-	_
1250	1 4 C 5 8 3		- · •		-										-			- +
130F	1-(24)	•	- "											_		_	•	•
1315	140583												•		•	• -		• •
1341	746563				_								_		-			n o F n
1152														-		•		
• •	THESAS	_												_				-
1374	146541	•		*				D 2F A						-				•
1375	14648	-						1440					•		-	_	•	
1396	THERRY	_						0104	-								•	
1147	THESHS	_	•	-														-
1348	146543	••	. •	-						_				-		•		
1509	THESAS							0009					•					•
1304	146543							DAGU	- •			•			-			-
1354	141583							095A				-			_	•		
, ,	THC583	• -			1046		-	- -					. •	- · · · · · · · · · · · · · · · · · · ·			1	•
1 3 7 1.	7 4 7 7	₩ ■ . ₩	, , ,	- • , , ,	·													

TRBLE IIC

HEX ADDRESS	CHIP	1NS7	FRUCT	ION W	ORDS+													
1400	7-6571	0040	1130	001F	חשרח	LEVE	PENB	1734	0400	PAFR	1032	0447	0153	9447	1953	1976	0170	0140
1411	TME 571	0155	0153	0153	0153	0153	Daut	9390	1775	0400	0015	0400	9099	0004	1400		NAFD	1445
1477	146571	0410	CAFR	1435	1498	0408	1005	9847	DARC	0133	2010	1000	BATE	0040	16F3	2200	1203	0105
1433	TMC571	NIAC	0624	041#	0.675	1804	6065	P445	1804	BARS	0455	1204	0045	0145	9600	1808	6427	MAFA
1448	1-6-11	2000	2005	0437	ngfu	U552	0561	1800	0774	6794	1804	0724	2500	1056	4540	DATE	0455	0.040
1455	146811	1804	0005	0445	UUDD	1409	00#5	0550	041A	9159	1884	4514	0407	0015	A 1 A	6114	4105	0.000
1465	146571		•				**	_				_	_				_	
1 4 7 7	146571			-			1406		-	_			_					
1444	146571		-				いこつす							-	_		_	
1 11 3 4	1-6571	•			•	-	0304	_	_	-			•		•			
1466	1-6571		-				1623											
1499	146571					-	770						-					
1467	TMC 571		•				natu											
t a (1 m	146471	-		•		• -	0176											
1486	TMC571	-	• .	•			3100							-		-		
inte	145571	-	-			_	1015	_					_		•			
1510 1521	146471		-		-	_	0103		-		_							
1532	146571				•		U u a Q						-					
1507	746571	•	•				TANE		•									•
1550	146671	•		•	•		0123			-								
1545	146671	•					9040											
157A	146471		-		-		0543	_										
1547	1-6471						CARF		_									
1594	146471		•	-			1404	_										
1549	T+ C 571	0054	0032	SFE1	0177	0920	09PR	0158	0144	61.64	6198	1537	0051	0308	1119	0164	6164	3 8 0 4
1594	T46871	0107	0177	4400	CATE	AGDE	0401	BOLD	6864	Vehv	0105	シレショ	1008	0000	0074	0704	1955	P4P4
1564	THESTE	0008	1807	4405	0779	11945	(t # 1 A	DASE	0100	91115	1008	0.655	1 PeF	10000	1891	ለግዚም	1800	A 6 4 5
1500	1-151	1004	2055	1640	444	0106	1661	6000	1934	9 4 9 P	なってい	1005	0.666	V O U V	44.6	0021	RATA	N & N 4
1510	146571	4 T T P	4444	L 4 £ 0	1000	0070	0947	1400	0197	**	PATE	V # # #	0041	U A F B	1616	4105	VINN	0105
15# F	7 4C 571		_	•	•	-	OITE				_	-	_		-			
1408	4-6411			•										_				4756
1450	1-6571			•				_	•			-		-				1 by u
1631	146211		-		-	-	_	_	_				•		_	•		0030
1645	146571		-			• -		_	_		-		_		-		-	444
1655	146571			*		_		_	-				•	•	-	•		1 ABA
1444	146411		_		-			_						-			•	0494
1475		_	*															CASE
1684	146411							_			_		_		-			5040
1497	146411		_	_								-				-		0035
1869	146571		-	_							•							1 0401
•	1-(57)																-	7 0450
_	146671																	
	146571			-														
1 46 6	1-6571	ייניין		u # () #	1 7 0 7	6424		7467	1980)	(17 4)	. 1146	, lear	1 445	, 1444		nat,	1 745	- 11u

нех	CHIP	INSTRUCTIO	N WORDS	•												
ADDRESS																
1650	146871	0024 4506 14	HF 4477	0 140	6076	0664		0141	011-3	0 C 7 E	095E	097E	097E	097F	1475	916
170#	THESTI	DOTE DOTE DE	7F 097F	1460	0153	0153	9040	0931	AFAR	MPFT	0445) Ana	OUES	0455	1894	664
1715	146571	0165 1404 0	45 0475	1865	0045	0240	0976	0431	4118	02F %	0250	1005	DACA	0438	4718	1 14 4 5
1730	146571	DEME 0724 0	-	0400	1050	0418	RIAD	MASA	4740	0434	DACA	0107	AB 34	0001	SCAL	0084
1741	146571	DEMO DADA A														
• - •	146571	02H0 0231 1			0430	017E		1611	ብልሰና	0105	9.050	DCTA	BOAD	ninc	0107	0130
,	146571	0107 0477 0														
•	_	1494 0055 P														
1745		-														
• ' '	146571															
1747	<u>-</u>	1953 0051 1														
1744	146571	1014 0400 0														
		C2F0 (101 6														
	14(57)			4840	0418	1504	0075	0168	0708	1425	0010	1051	4102	1 145	0102	010#
1759		0 244 PHS 0														
•	146471	0 + 0 # 0 1 3 1 0					• • • •	•					- •		•	

TABLE III-continued TABLE III 20 KEY(s) PROGRAM CODE FUNCTION KEY(s) PROGRAM CODE FUNCTION 54 00 55 2nd, DEL Delete Program Code 56 Engineering Notation 2nd, ENG 03 25 Fixed Point Notation 2nd, FIX 04 2nd, INT 59 Integer 05 2nd, DEG 60 Degree 06 GTO Go To 61 2ND, PGM 62 Indirect Program Page # 2ND, IND 09 30 Exchange Indirect Memory ΕI 2ND, EXC 63 2nd, E 2ND, IND # with display 2ND, PROD Multiply Display Into 64 2ND, IND Indirect Memory # 13 Multiply 65 2nd, PAUSE 66 Pause 2nd, A 35 67 Go To # if x = t2nd, x = t16 A \mathbf{B}_1 2nd, NOP 2nd, B 68 No Operation 2nd, OP 2nd, C 69 Operation Code # $\mathbf{D}_{\mathbf{j}}$ 2nd, RAD 2nd, D Radians 70 2ND, CLR Clear SBR Subroutine Call 2nd STO, 2ND, 2nd 72 Store in Indirect INV Inverse Function Memory # IND 40 LNX LNX RCL, 2ND Recall Indirect 73 24 CE Clear Entry IND Memory # CLR Clear SUM, 2ND 74 Add Display into 26 2nd, 2nd 2nd IND Indirect Memory # 2nd, INV Inverse Function Minus 75 2nd, log log 2nd, LBL Lable Key 76 45 29 Clear Program 2nd, CP 2nd, $x \ge t$ 77 Go To # if $x \ge t$ 30 2nd, TAN Tangent **78** Insert Data Point 2nd, Σ + 31 LRN Learn 2nd, X 79 Mean 32 $X \rightleftharpoons T$ Exchange display and GRD 80 Grad T register RST 81 Reset X^2 X^2 33 Not directly 82 Hierarchy Address 50 34 accessible \sqrt{x} \sqrt{x} GTO, 2ND 83 Go to Indirect Address 1/X 1/X 35 IND 36 2nd, PGM Program Page Operation Code Indirect # 2ND, OP 84 37 2nd, $P \rightarrow R$ Polar to Rectangular 2ND, IND 38 2nd, Sin Sine 85 Plus 39 Cosine 2nd, COS 55 2nd, ST FLG 86 Set Flag # 40 2nd, IND Indirect Addressing 2nd, IF FLG If Flag # Set, Go To # 87 SST Single Step 2nd, DMS 88 Degrees, Minutes, Seconds STO Store in Memory # 2nd, π 89 π RCL Recall from Memory # 2nd, LIST 90 List Program 44 **SUM** Sum into Memory # R/S Run/Stop 91 $\mathbf{Y}^{\mathbf{X}}$ $\mathbf{Y}^{\mathbf{X}}$ 45 60 INV, SBR Return Insert Program Code 2nd, INS Decimal Point 47 Clear Memories 2nd, CMs +/-94 Change Sign 48 2nd, EXC Exchange Display and 95 Equals = Memory # 2nd, Write 96 Write 49 Multiply Display into 2nd, prod 2nd, DSZ 97 Decrement Register # Memory # and Go To # when 65 2nd, |x| 50 Absolute Value zero 51 Back Step BST 2nd, PAP Advance Paper 98 EE 52 Exponent Entry 2nd, PRT 99 Print 53

35 TABLE IV

36 TABLE V

Program codes follow	ing an heirarchy address code (82)		Codes Following OP Code (69)					
FIRST DIGIT	FUNCTION		CODE	MEANING				
0	store	_		Initialize for alphanumeric printing				
1	recall	J	01	Fill far left quarter of print buffer				
2	conditional return (second digit		02	Fill next to left quarter of print buffer				
	is ignored)		03	Fill next to right quarter of print buffer				
3	sum into		04	Fill far right quarter of print buffer				
4	multiply into		05	Print the buffer as filled with OPS 01-04				
5	subtract from	10	06	Print display plus contents of OP 04				
6	divide into	10	07	Plot asterisk in column number contained				
7	**			in display register (0-19)				
8	**		08	List labels				
9	**		09	Download page				
SECOND DIGIT	HEID ADOUV DECISTED	_	10	Signum				
SECOND DIGIT	HEIRARCHY REGISTER		11	Variance				
1	no operation	15	12	Slope, intercept				
	1 2		13	Correlation				
1	2		14	\mathbf{y}'				
., Д	<i>J</i>		15	x'				
₹ -	₹ -		16	See current partition RAM				
6			17	Repartition RAM				
7	7	20	18	If not error - Set flag 7				
i Q	, O		19	If error - Set flag 7				
0	no operation		20					
	no operation	_)				
				Increment memory 0-9				
			29)				
		25	30					
	•		•)				
			•	Decrement memory 0~9				
			39	J				

TABLE VI

SCOME 1.510FERADE, RELFEDASE, REGELO, DIGITSEUSED ADDRESS CONSTANTE1, 2.3.5, A.7.A	8COMO 2,810F#040F,RCLF#041F,REG#MI,DIGIT8#UMUSFO #DDRF\$5
CONSTANT NEZSOZSASOBZQQOOC X	CD45TANT 32=750243535353454\
COMBTANT 1 = 0 A 0 3 1 4 7 1 A 0 4 5 9 9 4 5	CONSTANT 3305550030355550103
CONSTANT 280095310179408325	CONSTANT 34=4353539>34541AA>
CONSTANT BENONGOSORSARSBIAN 6	CONSTANT 35#55C1#3650#437504
CONSTANT MENONOGRANOSTINAL Z	CONSTANT 348050353535355540343
CONSTANT SENGOOPPROPRIONSSS U	CONSTANT 3785403035553044375
COMSTANT NEGGOGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGG	CONSTANT 38=1301437502#35345
COMSTANT 78000000000000000000000000000000000000	CONSTANT 3989254545454634555
CD45144T ABN785388165587850 -1	CONSTANT UNBERNOUSINGPROLUG
COMSTANT GOODGAAAASSAGIZAA M	COMSTANT #1=##3307#20##20###
CONSTANT INENDROGGERARARANTO	CUN214M1 85=41883434454144 4)
CONSTANT SIERREPPROPOSANANT	CONSTANT 638225202466350882 &
CONSTANT 12200000000000000000000000000000000000	CONSTANT 60=9033078248829408 8
CONSTANT 13=1570794526795010	CONSTANT BENJOROSUUGBOINEND 70
CONSTANT 148414159245359000C	CO45 FANT UNEU337174206001882 \ >
COMSTANT 158577957795130801E	COMBILLY BINTSARSSONS 3
COMSTANT NEESTSOOUSESSOORS)	. COMSTANT MANS35332445456742
COMSTANT 17#5403#35501#4650# 3	COMBILLY #484230225450551742 D
CONSTANT 1 ## 130 # 437505 # 15154 70	CONSTANT SARDENTROSSIBBOSS P
CONSTANT 1902053539454634355	CONSTANT SIESONAPPESOPPASOSA
COVETANT POROTESASORORNITSPAS TO	COMBIANT SPREZSTZZEGOTEPSZAS
[[] STANT ES320R25403835554	CONSTANT STUSTOPSULTPZASTRIR
(D481841 2283255541AR2R50451 } >	CONSTANT SEEDOOAKSSGOARREST
CO451441 25##51##285353925# /	CO457447 5580165592218825585
CUN21944 54#4342443434545	COMSTANT SERESSUSGIAMPSGAAAA
CONSTANT 25*#35501#153325#03	CO4574N7 57e5459221482850693
CD~31&~1 2h##59#533326#254n3	CO457847 588825588258060355
CP451441 27=5332500303<550243 \ M	**************************************
CONSTANT 20245565454564454	CD45T44T 60#5#000001455#0693
CUMB1411 50=124=3434345454	CONSTANT AIRIBAPASSASSSAAPP
CONSTAN! 30055540303555340003	C111514NF A2=0345540A03455022
COMSTANT 31#08#25#017503#353 /	CONSTANT 63m10000000025m0100/

38
TABLE VII-continued

TA	BLE VIa		TABLE VII-continued					
LOCATIONS	ROUTINE	_	ALPHANUMERIC CHARACTER	ALPHANUMERIC CODE				
16-0-21-6	m,b Yl			45				
21-7-23-1	X' V1	5	W	43				
23-2-24-2	•		X	44				
24-3-26-3	mean		Y ·	45				
26-4-29-2	variance		Z	46				
29-3-34-4	standard deviation		0	01				
34-5-39-7	correlation coefficient(R)		1	02				
40-0-42-3	Σ+	10	2	03				
42-4-47-1	Σ	10	3	04				
47-2-51-2	R → P		4	05				
51-3-53-6	$P \rightarrow R$		5	06				
53-7-58-4	D.MS (degrees, decimal		6	07				
	point, minutes and		7	10				
	seconds)		8	11				
58-5-63-3	D.d (degrees, decimal	15	9	12				
	point, fractional		blank	00				
	degree)			20				
		_		40				
			<u>.</u>	47				
TA	BLE VII		——————————————————————————————————————	50				
	AT DULANTING	20	л •	51				
	ALPHANUMERIC	20	• /					
LPHANUMERIC CHARA	CTER CODE		· · · · · · · · · · · · · · · · · · ·	52 53				
A	13		π	53				
В	14		e	54 55				
Ċ	15		(55 56				
Ď	16)	36				
F	17	25	•	5 7				
E E	21		†	60				
C	21		%	61				
11	22		>					
ra T	23		<	62				
T.	24		/	63				
	25	30	=	64				
K.	26	50	,	65				
L	27		×	66				
M	30		<u></u>	. 67				
· N	31		2	70				
Ο	32		- ?	7 1				
P	33	4 =		72				
Q	. 34	35	!	73				
R	35		1f	74				
S	36][*	75				
T	37		11 T	75				
U	41		Z 11	70 77				
V	42		<u> </u>) /				

TABLE VIII

BCD ADDRESS	P PROGRAM CODES+																	
	THESUI	25	90	00	84	62	45	11	41	1 4	15	- -	R)	17	01	19	51	20
	TMCSUI							_	_					-		-	-	
	THE 541				_		_							_				
_	THESAL						_				_				-			
_	THESUL																	
45	12541	74	77	17	74	44	12	88	78	44	11	23		27	7.6	69	14	55
102	THESUS	74	75	34	15	71	AM	54	52	25	52	1>	63	07	nT	93	7	05
119	****	0.5	n n	69	45	04	67	96	n n	35	76	4.0	49	0.0	01	0.3	63	06
176	TMC501	0.3	ħ 7	01	n 7	0.3	05	69	64	03	0.0	40	ΝŞ	40	15	01	99	42
153	145541	74	11	48	99	45	0.0	11	••	47	76	17	98	99	43	n n	12	99
170	14541	45	74	13	48	99	45	0.0	15	99	45	78	14	Q A	9.4	45	0.0	1 4
	1MC541									•				-				
	THESUL	-				-									-			-
	1 MC 5 # 1									_		-						
	TMC541																	
_	1HC541													_				
•	145541					-					-							
	145241																	
	TME 541																	
_	TMF541												•					
	TME 541		-		-	_	-		_								-	-
	14551									-	-		•				•	
_	745501										-			-				
	745501												_			-		•
_	145541				-				-							•		
	146541																	
	TMES#1			_				_		-	_		_	_	_		•	_
	*****																_	_
	146541									-								
_	THE 501																	-
	THC 501														_	_		_
	745541																	
744	THERDY	• 1	4 A	57	a s	n 4	* 7	0.7	17	P.I	η	45	n (4 4	n q	g l	A 7	35

TABLE VIII

BCD ADDRE	· -	•	PR	OGR	AM :	COD	es+											
541	146541	41	n u	67	n 5	24	41	n t	15	i q	42	61	7 1	01	49	86	4 1	0 h
	THE \$81				• .	•		-								-		
	THESAS			-	-		-			-				-		_		•
624	140541	0.1	01	44	45	41	8.5	77	0.1	99	45	A1	63	55	76	15	0.1	47
	145501		_			_												
	145541	•			_	•												
697	7-6501		-	•				-		_	-	•				_		-
	146541				-		•				-	1						
748	THESES	4>	7 h	16	85	32	67	85	43	47	45	44	24	85	10	54	95	42
	145541 145541		_		-	_					_						•	_
	1-0501						•	•		•		•	_				-	
	745541																	
	145541 145541																	
A47'	THESAL	67	65	44	• 5	<u>n</u> 4	19	42	0.1	P5	43	7.0	u >	05	95	4 >	0.5	73
	, TMP541 146541	-		_		•		-					-	•		•		
918	T41541	32	43	0.4	>>	FT	06	27	0.1	4 5	h 4	4.5	^ 4	a >	05	10	42	03
915	746541 146541																	
PAG	1HF541			_											-			•
480	146541			-				-					-			•	-	_
1001	145541				-												•	•
1437	THESET										_		_					
1054	THESAL	-		•			•			-		_		_				-
1008	******						-				•	•		_				
	TMF 541																	
	145541																	-
1154	140541	61	95	45	4 5	0.3	#5	0.8	95	45	07	15	9.8	9>	76	50	7.2	0.7
_	THESOI					_												-
	THE541																	
1224	14544																	-
	145541 145541		_	•	-													•
1275	745541	17	AŞ	35	4.5	03	45	53	# 1	0.0	45	0.1	54	AS	۸A	95	9.5	0.7
_	TWF501			-											_			
1326	T40541	n a	42	07	μÇ	n 1	54	85	ηA	9.5	42	05	0.0	74	5.0	RS	43	43
	TMC501																	
	T40541				-		-											
	146541		_															
1011	146541 146541							-					•		•			-
1445	THESU	48	64	4	43	. 3	04	24	9>	76	12	43	na	***	0.5	4 1	62	35
	TMC501																_	
Jack	740541	8	61	65	4	6 #	*5	4 3	0.5	65	6 3	03	< 4	42	45	1>	42	0.1
	146291													_				
	TMF 541																	
1564	147541	47	74	15	10	34	15	15	29	67	10	34	n5	16	18	34	65	17
	145541 -145541																	
1415	T#6541	92	76	Į A	12	23	45	0.1	32	47	9.5	32	92	74	17	70	43	O t
	146541 146541																	
1444	1-6491	53	32	55	61	5>	76	15	0.1	42	0.3	0.0	4.5	0.0	34	n 4	1.0	36
1661	, , ,										-	_					-	
1717	7 45 54 1	34	9	76	1.0	53	51	4 3	01	75	01	50	33	NS	41	0.2	33	54
1784	• - \																	
•	1 M C 5 0 1																	
1785	145541	- } P	5 7	42	62	32	42	01	45	TA	1.5	7.0	5.5	43	0.1	19	45	56
1810	1 M C 5 A 1	۸5 43	10	54	12	5 ì	4 3	01	38 n 3	9 0	45 41	34	۸5 43	1 8	50	42	۲ <i>۶</i>	32
1834	. 186541	12	34	64	18	92	76	17	51	53	16	75	ŧΛ	54	55	02	54	25
1851	THE 541	3.4	32	15	4>	0.2	32	42	0.5	45	74	1.6	5.1	53	16	75	10	5.0
1887	145541 145541																	_
1904	THESUL	5 4	>>	37	44	n >	5.4	12	53	53	55	u 3	^1	33	#5	53	7 3	40
1921	1 4 5 5 4 1 1 4 5 5 6 4														••		_	
1955	145461	4 4	47	7 h	17	53	7 4	AS	12	65	54	47	0.1	32	9.8	97	76	50
1972	, , ,																_	_
2004	145541	??	97	4 2	7 n	?>	97	0.1	70	53	74	45	0 1	^ T	45	13	6.5	54
2021 2010	145541	61	N ()	7 6	70	44	45	74	11	47	P 1	9>	76	17	53	77	02	75
* . 41	· · •	16	٠,	** 1	17	• •	'1)	7 1	t 1 1 t	11	- /	(1 P	• /	47	()	1 \$	7	ri ş

TABLE VIII

_	CD CHI	P P	ROGRU	NH C	OD E	s+												
	RESS	92 7	A 14	42	0.8	a 2	74	1 %	6 1	3 a	1					••		
207	4 1-6541	47 6	4 A5	43	03	54	42	01	42	65	34	86	16	43	01	7 7 C 3	> U	
504	I THE GOL	U4 A	5 06	16	0.0	16	5+	47	70	45	q A	n 7	54	77	15	7.4	50	
₩	4 THE 541	41.5	3 47	A 4	A4	4 }	05	50	55	6.0	54	42	OA		0.8	12	53	
> 14	5 THE 541	7 7 C	7 /7 6 39	4 %	70	70	77	77 41	70	53	41	7.4	34	66	16	. 45	81	
215	9 1-1-401	42 6	4 41	An	76	70	43	06	43	76	40	00	70	7 1	7.	43	n A	
217	A IMLERI	41 6	1 44	41	05	45	43	11	5.4	4)	76	+ 4	43	6.1	43	74	12	
719	, , , , , , , , , , , , , , , , , , ,	42 6	15 65	76	13	43	50	47	45	55	0.2	54	22	50	3 9	>>	67	
222	5 THE 541	76 5	3 8 T	15	14	45	53	43	65	74	43	01	54	F. 4.	47	13	45	
220	* THESE	44 1	5 53	15	34	60	16	13	37 04	9 Q	7 A	04	04	74	50 68	7 1 4 E	72	
	is through		ነፋ ሰባ	16	44	0.5	5 4	44	0.4	61	50	74	45	15	T.	6.6	1.4	
761	ווי היו דו היו	44 1	4 53	43	በ	55	0.3	44	49	74	# 1.	0.0	92	74	• •	4.1	5 6	
231	5 TMC541	76 9	7 77 70 6	15	93	74	12	72	54	79	53	47	57	43	75	74	97	
רוכ		0 5 4	4 67	7	37	9 14	97	78	50	72	0.1	12	A 1	# 6	A 1	13	A O	
C 34		45 6	. 50	76	14	.53	# 5	05	A5	OA	50	42	A 1	71	0 1	A 3	0 A	
73A	1 TMC 44	.01 2	7 PT	77	84 T t	0 j	55	73	0 1 A 5	45	0 8	54	4 n	n a	1	22	94	
, , , , , , , , , , , , , , , , , , ,		7 % 97	1 04	n a	53	43	0.3	45	03	54	ű Q	n a	41	64	Q Å	6.0	40	
<i>-</i>	a childel	re i	P 43	~ 3	43	U 🕈	\$3	A 5	43	01	11	75	41	n >	11	54		
743 244	i tirk de et	U.S. J	> 41	n A	55	# \$	01	54.	55	10	A 7	0.0	97	412	65	44	0.0	
	R THPSO; 5 THPSO; 13 THPSO;	42 0	17 44 16 An	n e	4 F	0 T	44	15	42	74	41	16	76	47	M7	01	AA	
, -		90 🤌	'	P) T	77	P &	0.2	22	AA	Λl	42	7 &		E 1	E 1		A 3	•
,	, 4 , -, 34 }	1 - M	- 44	пŢ		4 3	U.V	50	> >-	()	43	22	6 3	33	10	63		
7 7 1	n 1-1 741	7/ 4	7 74	4 0	45	በነ	무비	22	39	74	4 %	0.2	S b	ø >	A 3	# 3	AL	
255	1 TMP541	45 a	3 01	45	41	4 Y	76	33 54	24	0 \ 67	71	11	75	0.2	45	4.3	06	
F 7 W		א קיו	1 91	74	40	47	05	4 1	A 1	41	1.0	7.	8 6	41.3	A 3	4.4		
£ 7 ·-	4 121761	76 1	7 4 5	n a	97	76	1 8	UL	ስፍ	9>	76	1.1	# 3	A A	8.3	9.4		
• • • • • • • • • • • • • • • • • • • •		9 / 11	'1 4/	76	13	97	ΠZ	92	7 &	11	43	A 7	83.	7.4	1.3	A1 3	A 44	
	# TMP541 5 TMP541	4 3 (7 70	47	73	A 1	N P	76	17	41	A 1	0 4	33	ta	76	# 1		
		7/ 11	1 /7	41	ρĸ	54	47	O B	46	0.0	7 &	AR	61	A1 \$	A f	AR	# 1	
r n n		.,,,,	~ >>	45	ηţ	J.A	50	42	0.1	51	Δt	n 7	44	# ¥	AE	4.4		
210	is through	45 n) \^ 0 B>	76	47	4.5	A?	0.0	46	43	91	45	74	47	43	14	22 .	
272	15 TMC541	43 0	7 85	43	01	45	u l	N 2	50	17	4 4	4.0	47	76	18	53	53	
, , ,	, , , , , , , ,	ר רח	, 4,	Πħ	75	45	07	54	45	51	* 1		7 €	a t	84	E M	44	
F / 1		7,4	3 0 4	75	43	6	51	54	10	93	74	11	23			22		
77A	1	00 2	9 U7	01) = 2	77 83	48	23	76	48	43	01	9;	74	12	>5	86	
•		9 6	1 97	7.75	14	42	0.4	P 6	በ በ	AA	1 1	0.2	74	4.4	# 7	A A	E 7	
•		71 4	3 0 4	~ ~	4 5	ባጋ	50	77	n 1	9>	7 &	& T	7 A	€ 3	E 1		A 44	
•	1-1-1-01	ם רכ	/ 77	4 4	ק ח	50	2)	15	45	0.2	S 44	u Þ	Αt	0.3	7 4	• •		
241	1 145501 3 145541	11 A	~ <u>)</u> } 5 al	A a	0 3 5 a	45 n 3	43	01	50	47	62	35	7 %	44	53	71	46.	
• • •	4 1 24 24 1	74)	~ 0)	0.2	50	93	7.6	1 R	5 1	Λī	N I	45	A 1	A 3			94	
• - 1,		1 - 1	1 94	~ ~	03	ብራ	54	92	76	15	3.2	a i	A 2	11	4.6	H 2		
* * F	- 1-134	ון רוב	7 3ª	45	7 &	10	7 1	41	J U	A 1	44	N T	A 3	11	8.5		7.0	
795	A THESAL	77 A	2 33 7 90	77	0.7 0.1	45 74	43	01	3.0	54	9>	76	11	55	84	01	24	
	, , , , , , ,		4)7	4 /	D 1	97	78	12	Q L	N >	Λl	ΛĿ	A A	**			e 🐣	
	E 1. () 48 1	31.2 11	1 6 6	7 K	4 7	በኚ	14	51	41	<i>a</i> >	A 3	n E	Αя	AE				
-		11 🗘 11	11 O.C.	រា /	ΠQ	04	02	ΠQ	75	48	6 0	n C	nΊ	46	A 4	~ 1		
104	6 TMC541	04 0	1 02 1 00	በን ሰን	ጥ ለታ	0 4 0 0	Л 7 Л %	NA A7	75 75	44	44	45	07	AS	A 1	93	07	
רטי	10 1-12-01	U TU	\$ 0.7	OR	6 2	h S	93	n 3	0.1	64	n t	GA	0.1	0.5	n 1	8 a	4.5	
3" 7	1 3 4 5 4 4 7	_4 %	2 KS	43	0 T	54	# 7	61	6.0	0 >	74	A O	41	0 #	4 4	A 1	E as	
307	1 TMC541	97 7	а ва	~ 	51	0 >	O O	0.2	19	MA	65	# B	0.0	AL	n G	A D	60	
316	- 1-1-501	24 %	5 4 7	0.7	S &	47	44	55	10	ΛŢ	65	7.0	22	28	S #	LO	* *	
,, 4	ו אכודי ר	(C) 7	5 54	54	97	7 h	13	71	AA	51	24	45	51	4 8	1 1	78	u 1	
31"	ון שור יייי א	10	4 76	3.7	45	43	10	54	42	0.7	7 8	a t	A 7	9.3	74		7.6	
719	4 TMC541	43 0	7 or	45	7 l	7 A	5 J	73 14	/4 _5	65 61	6.5	45	PQ	40	30	45	53	
371	1 1 7 7 4 1	71 2	7 47	7.6	15	٩2	y o	92	76	11	42	1.0	9 >	7.	13	A 3	4.4	
15.1	1. 1. 1. 201	47 7	6 13	20	47	79	76	M G	a L	ስተ	47	ñ 4	97	A L	AO	76	1.0	
374	T TMP S# \$	4 4 0	4 7 7	0.1	39	4 >	76	14	29	47	79	19	97	0.2	1 1	4.1	14	
1 2A	# TMF541	79 0	1 42	A 4	4	l 4 T A	4 5 7 K	7 7 1 1	77 13	73	N G	97	0.2	15	61	34	74	
)/-		37 7	ላ 17	50	77	# 7	Ph	61	50	76	A 7	72	Λ I	13	71	A T	£ O	
, ,	1 1 m (3 m)	the table	- 44	ጥ ነ.	74		77	ሰኝ	92	76	l q	ስሳ	15	# 1	8.0	6.3	7	
7 7 7		140	5 Pi	Q Q	N 4	0.1	"	44	01	4)	7 %	12	l 3	A 3	# 3	A 1	13	
114	4 TMC541	05 7	7 61	44	17 114	7 () () ()	0 0 0 0	77 11	サア ちも	41	4 N	47	02 13	43	76	A7	43	
" " "	. 1 (AL. 20)	45 0	4 87	0 l	4 6	0.1	94	n 3	# 1	n s	12	# 1	n a	77	87	A A	a 2	
341	10 1 mit # (4.1	() I	ት በ የ	7 K	ĄQ	7 🚶	0)	22	44	0.4	# 1	65	4.73	04	7.3	A 1	A 1	
) • (1 141241	aq n	, 44	0.1	32	5 J	# 1	υ>	AS.	ባና	S ft	77	77	n A	# 3	A 1	7 .	
147	10 THE 501	PP 0	[በላ	ح ن	n :	በ ቦ	42	U 🐧	47	64	92	76	1.4	20	47	7 n	2.2	
74.	أملك فيسلسد سد	77 7	4 95	0.2	32	43	ሰጋ	50	>>	47	73	9.2	7 &	I A	C 1	L 1	41	
14.	. A THE ARE	13 4	5 93	₽ (75	47	1 >	ሰ ነ	54	55	u t	A A	5 //	a 3	74		6 1	
3.41	0 1 mr 4 m 5	10 6		U d	5 6	40	7 K	1 1	53	16	55	41	13	5.4	Q 3	7 4	. 0	
,,,	en and July	M / C	4 55	u }	ሳጜ	S u	92	76	25	5.5	71	7 1	3 Ł	45	9.1	AB	3.1	
יונ	, , , , , , , , , , , , , , , , , , ,	3 P 4,	יות ק	97	7 A	11	47	ን ኣ	4 2	A 1	0 3	TA	2.3	L I				
ት ማ	IN THESHI	r > >	4 45	71	71	"	45	41	0 1	54	9 0	h 7	15	76	12	47	>>	

TABLE VIII

44

What is claimed is:

1. In an electronic microprocessor system, having a keyboard, output means for outputting data, a data

memory for storing data, an arithmetic unit for performing arithmetic operations on the data stored in said data memory, and a first nonvolatile memory for storing

65

groups of instruction words for controlling the arithmetic operations performed by said arithmetic unit, the combination which comprises:

- (a) a second non-volatile memory for storing a plurality of sets of program codes, each program code being effective for addressing a preselected group of instruction words stored in first non-volatile memory, said second non-volatile memory being disposed in a module having a plurality of electrical contacts;
- (b) a receptacle for temporarily interconnecting the contacts on said module with said microprocessor system;
- (c) keyboard logic means for decoding inputs received at said keyboard;
- (d) means for addressing said second non-volatile memory to read out preselected sets of program codes, said means for addressing said second memory including a counter responsive to selected instructions outputted from said first memory;
- (e) means for addressing said first non-volatile memory in response to the program codes read out of said second non-volatile memory, said means for addressing said first memory including a first program counter selectively responsive to said keyboard logic means and said program codes outputted from said second memory.
- 2. The electronic microprocessor system according to claim 1, wherein said first and second non-volatile memory are first and second read-only-memories, respectively.
- 3. The electronic microprocessor system according to claim 1, further including means for loading said counter in said means for addressing said second read-only-memory with a multibit number stored in said data 35 memory.
- 4. The electronic microprocessor system according to claim 3, wherein said data memory comprises a plurality of registers and a multibit register coupled to the output of said arithmetic unit.
- 5. The electronic microprocessor system according to claim 4, wherein said keyboard logic means includes a keyboard register, the contents of which are loaded into said first program counter in response to a particular instruction word outputted from said first read-onlymemory and loaded into said counter addressing second read-only-memory in response to another instruction word outputted from said first read-only-memory.
- 6. The microprocessor system according to claim 5, further including means for loading said keyboard register means with the contents of said multibit register connected to the output of said arithmetic unit in response to a given instruction word outputted from said first read-only-memory, whereby said arithmetic unit, multibit register connected to the output thereof, keyboard register means, and means for loading said keyboard register means provides said means for loading said counter addressing said second read-only-memory with a multibit number stored in said data memory.
- 7. The electronic microprocessor system according to claim 6, further including random access memory means for storing a user defined program comprising of a selected sequence of key pushes at said keyboard, said selected sequence of key pushes being stored as a sequence of program codes therein and means for loading said program codes stored in said random access memory means into said first program counter.
 - 8. The electronic microprocessor system according

46

to claim 7, wherein said electronic microprocessor system is provided in a programmable calculator.

- 9. The electronic microprocessor system according to claim 1, further including random access memory means for storing a user defined program comprising of a selected sequence of key pushes at said keyboard, said selected sequence of key pushes being stored as a sequence of program codes therein and means for loading said program codes stored in said random access memory
 10 ory means into said first program counter.
 - 10. The electronic microprocessor system according to claim 9, further including means for loading said counter in said means for addressing said second read-only-memory with a multibit number stored in said data memory.
 - 11. The electronic microprocessor system according to claim 10, wherein said keyboard logic means includes keyboard register means for loading said first program counter in response to a particular instruction word outputted from said first read-only-memory and for loading said counter addressing second read-only-memory in response to another instruction word outputted from said first read-only-memory.
 - 12. The electronic microprocessor system according to claim 10, wherein said keyboard logic means includes keyboard registers, the contents of which are loaded into said first program counter in response to a particular instruction word outputted from said first read-only-memory and loaded into said counter addressing second read-only-memory in response to another instruction word outputted from said first read-only-memory.
 - 13. The electronic microprocessor system according to claim 1, wherein said keyboard logic means includes keyboard register, the contents of which are loaded into said first program counter in response to a particular instruction word outputted from said first read-only-memory and loaded into said counter addressing second read-only-memory in response to another instruction word outputted from said first read-only-memory.
 - 14. The electronic microprocessor system according to claim 13, further including random access memory means for storing a user defined program comprising of a selected sequence of key pushes at said keyboard, said selected sequence of key pushes being stored as a sequence of program codes therein and means for loading said program codes stored in said random access memory means into said first program counter.
 - 15. The electronic microprocessor system according to claim 1, wherein a plurality of said second non-volatile memories are provided in a plurality of modules, each one of said plurality of second-non-volatile memories storing different sequences of program codes, at least one of said modules including the second non-volatile memory disposed therein, being receivable in said receptacle at any given time.
 - 16. The electronic microprocessor system according to claim 15, wherein said electronic microprocessor system is provided in a programmable calculator.
 - 17. The programmable calculator according to claim 16, wherein said calculator includes a case in which said data memory, arithmetic unit receptacle and first non-volatile memory are disposed, said case having an opening adjacent to said receptacle for temporarily receiving at least a selected one of said modules.
 - 18. The programmable calculator according to claim 17, wherein said first and second non-volatile memory are first and second read-only-memories, respectively.
 - 19. The programmable calculator according to claim

- 17, further including a magnetic card reader for reading magnetic cards providing storage for programs including a plurality of program codes, a program memory for storing program codes read by said magnetic card reader, means for reading out of said program memory said program codes and means for addressing said first non-volatile memory in response to the program codes read out of said program memory.
- 20. The programmable calculator according to claim 19, wherein said input means includes a keyboard and wherein said calculator may be selectively placed in a learn mode or run mode at said keyboard and wherein said calculator further includes means for storing the program codes according to the keys depressed at said keyboard in said program memory when said calculator is in said learn mode.
- 21. An electronic microprocessor system, having input means for receiving data and for receiving input commands, said input means including a keyboard, output means for outputting data, a data memory for storing data received and data to be outputted, an arithmetic unit for performing arithmetic operations on data stored in said data memory, and a first non-volatile memory for storing groups of instruction words for controlling the arithmetic operations performed by said arithmetic unit, the combination which comprises:
 - (a) a second non-volatile memory for storing a plurality of sets of program codes, each program code being effective for addressing a preselected group of instruction words stored in said first non-volatile memory;
 - (b) keyboard logic means for decoding inputs received at said keyboard;
 - (c) means for addressing said second non-volatile memory to read-out preselected sets of program codes in response thereto, said means for addressing said second memory including a counter responsive to selected instructions outputted from said first memory;
 - (d) means for addressing said first non-volatile memory in response to the program codes read-out of said second non-volatile memory, said means for addressing said first memory including a first program counter selectively responsive to said key-board logic and to said program codes outputted from said second memory;
 - (e) magnetic card reader means for receiving program codes stored on magnetic cards;
 - (f) program memory means for storing program 50 codes received by said magnetic card reader means;
 - (g) means for addressing said first non-volatile memory in response to the program codes read-out of said program memory means; and
 - (h) wherein said means for addressing said first memory is further responsive to the program codes outputted from said program memory.
- 22. The system according to claim 21, wherein said first and second non-volatile memories are first and 60 second read-only-memories respectively.
- 23. In an electronic microprocessor system of the type having a keyboard, an arithmetic unit for performing numerical operations on data, a first memory for storing a plurality of groups of instruction words, a first daddress register for addressing the first memory, keyboard logic means for inserting addresses into said first address register in response to key depressions at said

keyboard and instruction word decoder means for controlling the arithmetic unit in response to instruction words outputted from the first memory, the combination which comprises:

- (a) a second memory for storing a plurality of sets of program codes, each program code being effective for addressing a preselected group of instruction words stored in the first memory, the second memory being disposed in a module having a plurality of electrical contacts;
- (b) a receptacle for temporarily interconnecting the contents on said module with said microprocessor system;
- (c) a second address register for addressing the second memory;
- (d) means for inserting a preselected address into said second address register in response to the depression of a "program" key at said keyboard;
- (e) means for comparing the program code stored at said preselected address with a numerical value inputted at said keyboard after the depression of said "program" key; and
- (f) means for displaying an error condition when the results of the comparison indicate that the numerical value inputted after the depression of the "program" key is greater than the numerical value of the program code stored at the preselected address.
- 24. The system as defined in claim 23, wherein said first and second memories are first and second read-only-memories.
- 25. An integrated circuit disposed in a module, the module being temporarily receivable in a receptacle of a calculator and the calculator including an instruction word memory for controlling the operations performed by the calculator, the integrated circuit comprising:
 - (a) a program memory for storing a plurality of program codes, each program code having two fourbit digits and being adapted for use by said calculator to address said instruction word memory;
 - (b) an address register for addressing the program memory;
 - (c) an instruction decoder responsive to bit serial instructions generated by said calculator;
 - (d) first means coupled to said program memory for outputting the four most significant bits of the addressed program code in serial to said calculator in response to said instruction decoder decoding a "FETCH HIGH" instruction from said calculator; and
 - (e) second means coupled to said program memory for outputting the four least significant bits of the addressed program code in serial to said calculator in response to said instruction decoder decoding a "FETCH" instruction from said calculator.
- 26. The system according to claim 25, further including means for incrementing the address in said address register in response to a decoded "FETCH" instruction.
- 27. The system according to claim 26, wherein said address register stores a four digit address and further including means for outputting to said calculator in serial the contents of a sequentially different digit position of said address register each time said instruction decoder decodes an "UNLOAD PC" instruction from said calculator.
- 28. A plug-in memory module for use in an electronic microprocessor system having a keyboard, logic means responsive to the keyboard for providing a predetermined

one of a plurality of program codes in response to the selective actuation of the keyboard, a data memory for storing data, an instruction memory for storing groups of instructions in a non-volatile form, program counter means coupled to the logic means and to the instruction memory for addressing a predetermined one of the groups of instructions in response to each of the program codes, an arithmetic unit for performing arithmetic operations on the data stored in the data memory in response to the addressed instructions, output means for indicating the results of the arithmetic operations, and receptacle means including contacts for temporarily receiving the memory module and for coupling the memory module to the instruction memory and to the program counter means, the memory module comprising:

a memory module housing having contacts connectable to the contacts of said receptacle means;

a program memory disposed within said memory module housing for storing at least one sequence of stored program codes in a non-volatile form;

counter means disposed within said memory module housing and connectable to the instruction memory via said contacts, said counter means being connected to the program memory for addressing a predetermined one of said stored program codes in response to selected ones of the addressed instructions; and

means disposed within said memory module housing for providing said addressed stored program codes to the program counter means via said contacts, whereby the instruction memory is also addressable by the program counter means in response to said addressed stored program codes.

29. A plug-in memory module for use in conjunction with a data processing system having a first memory means for storing a plurality of instruction codes and a first address generator for generating addresses of said instruction codes in said first memory means, said memory module comprising:

(a) A housing member;

(b) A plurality of electrical conductor means disposed at 40 least partially within said housing member said con-

ductor means for temporarily electrically coupling said plug-in module to said system;

(c) Second memory means disposed within said housing member and coupled to said conductor means, for storing a plurality of program codes and for providing said program codes to said system via said conductor means, each of said program codes being effective to cause said system to execute a plurality of said instruction codes; and

(d) Second address generator means disposed within said housing member, coupled to said second memory means and to said conductor means for selectively generating addresses of said program codes in said second memory means, said address generator means including counter means for incrementing the address of said second memory means.

30. The plug-in memory module according to claim 29 wherein said address counter is responsive to signals received from said system via said conductor means for setting the address of said second memory means to a selected address.

31. The plug-in memory module according to claim 30 wherein said selected address is a branch address.

32. The plug-in memory module according to claim 29 wherein said counter means receives incrementing signals from said system via said conductor means and increments the address of said second memory means in response to said incrementing signals.

33. The plug-in memory module according to claim 29 wherein said second memory means is a nonvolatile memory means.

34. The plug-in memory module according to claim 33 wherein said nonvolatile memory is a read only memory means.

35. The plug-in memory module according to claim 29 wherein said first memory means is a nonvolatile memory means.

36. The plug-in memory module according to claim 35 wherein said nonvolatile memory is a read only memory.

45

50

55

60