



US00D980842S

(12) **United States Design Patent**  
**Raju et al.**

(10) **Patent No.:** **US D980,842 S**

(45) **Date of Patent:** **\*\* Mar. 14, 2023**

(54) **SHIELDING FOR CIRCUIT BOARD**

(71) Applicant: **Intel Corporation**, Santa Clara, CA  
(US)

(72) Inventors: **Prakash Kurma Raju**, Bangalore (IN);  
**Ajay Kumar Vaidhyanathan**,  
Marathahalli (IN); **Bala Subramanya**,  
Bangalore (IN); **Gurpreet Singh**  
**Sandhu**, Bangalore (IN); **Navneet**  
**Kumar Singh**, Bangalore (IN);  
**Nehakausar Shaikh Ramjan Pinjari**,  
Bangalore (IN)

(73) Assignee: **Intel Corporation**, Santa Clara, CA  
(US)

(\*\*) Term: **15 Years**

(21) Appl. No.: **29/747,663**

(22) Filed: **Aug. 24, 2020**

(51) **LOC (14) Cl.** ..... **14-02**

(52) **U.S. Cl.**  
USPC ..... **D14/432**; D13/154; D14/435

(58) **Field of Classification Search**  
USPC ..... D13/154, 173, 129, 147, 180, 182, 199;  
D14/432, 435, 217, 383, 439; D24/233;  
D3/319  
CPC .. H05K 9/0032; H05K 9/0024; H05K 5/0013;  
B61F 5/00; G10H 1/0091; G10H  
2210/285; G10H 3/24; G06K 7/0047;  
H01R 13/635

See application file for complete search history.

(56) **References Cited**

U.S. PATENT DOCUMENTS

5,341,274 A 8/1994 Nakatani et al.  
5,539,830 A \* 7/1996 Park ..... G10H 3/24  
381/64

5,639,989 A 6/1997 Higgins, III  
6,150,193 A 11/2000 Glenn

D502,031 S \* 2/2005 Cassidy ..... D3/319  
D522,517 S \* 6/2006 Latawiec ..... D14/432  
D627,786 S \* 11/2010 Hsia ..... D14/435  
7,866,998 B2 \* 1/2011 Chen ..... G06K 7/0047  
439/159

(Continued)

FOREIGN PATENT DOCUMENTS

DE 49902248-0007 \* 8/1999

OTHER PUBLICATIONS

MAJR Products, Date: Mar. 16, 2015, [online], [site visited Oct. 13, 2021]. Available from internet, URL: [https://www.rfmw.com/data/majr\\_catalog\\_09\\_final.pdf](https://www.rfmw.com/data/majr_catalog_09_final.pdf) (Year: 2015).\*

*Primary Examiner* — Shawn T Gingrich

*Assistant Examiner* — Bryan N. Melvin

(74) *Attorney, Agent, or Firm* — Alliance IP, LLC

(57) **CLAIM**

The ornamental design of a shielding for circuit board, as shown and described.

**DESCRIPTION**

FIG. 1 is a top, right, rear perspective view of a shielding for circuit board;

FIG. 2 is top, left, front perspective view of a shielding for circuit board;

FIG. 3 is a front view of a shielding for circuit board;

FIG. 4 is a rear view of a shielding for circuit board;

FIG. 5 is a left view of a shielding for circuit board;


FIG. 6 is a right view of a shielding for circuit board;

FIG. 7 is a top view of a shielding for circuit board; and,

FIG. 8 is a top, right, rear perspective exploded view of FIG. 1.

The Dash-Dash broken lines represent portions of the article which do not form part of the claimed design. The Dash-Dot-Dash broken lines represents environment and form no part of the claimed design.

**1 Claim, 6 Drawing Sheets**



(56)

**References Cited**

U.S. PATENT DOCUMENTS

7,916,500	B2 *	3/2011	Shi .....	H05K 9/0032	361/818
D733,922	S *	7/2015	Sjolander .....	D24/233	
D794,032	S *	8/2017	You .....	D14/435	
D794,033	S *	8/2017	Park .....	D14/435	
D801,283	S *	10/2017	Walsh .....	D13/154	
9,968,014	B2 *	5/2018	Tsai .....	H05K 9/0032	
D919,626	S *	5/2021	Pille .....	D14/432	
2002/0185294	A1 *	12/2002	Shlyakhtichman ..	H05K 9/0032	174/384
2003/0062179	A1 *	4/2003	West .....	H05K 9/0032	174/382
2012/0234202	A1 *	9/2012	Tavares .....	B61F 5/00	105/225
2013/0033843	A1 *	2/2013	Crotty, Jr. ....	H05K 9/0032	361/807
2016/0227679	A1 *	8/2016	English .....	H05K 9/0024	

\* cited by examiner




FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 6




FIG. 7




FIG. 8