



US00D973599S

(12) **United States Design Patent** (10) **Patent No.:** **US D973,599 S**
Buck et al. (45) **Date of Patent:** **** Dec. 27, 2022**

(54) **CONTACT WAFER**

(71) Applicant: **Samtec, Inc.**, New Albany, IN (US)

(72) Inventors: **Jonathan E. Buck**, New Albany, IN (US); **John A. Mongold**, New Albany, IN (US)

(73) Assignee: **SAMTEC, INC.**, New Albany, IN (US)

(**) Term: **15 Years**

(21) Appl. No.: **29/819,343**

(22) Filed: **Dec. 14, 2021**

Related U.S. Application Data

(63) Continuation of application No. 29/725,389, filed on Feb. 25, 2020, now Pat. No. Des. 941,780, which is a continuation of application No. 29/652,017, filed on Dec. 20, 2018, now Pat. No. Des. 881,133.

(51) **LOC (13) Cl.** **13-03**

(52) **U.S. Cl.**
USPC **D13/154**

(58) **Field of Classification Search**

USPC D13/154, 147, 123, 133, 146, 184, 199
CPC .. H01R 13/6477; H01R 12/724; H01R 13/41;
H01R 13/514; H01R 13/6315; H01R
13/646; H03H 7/38

See application file for complete search history.

(56) **References Cited**

U.S. PATENT DOCUMENTS

6,652,318 B1 * 11/2003 Winings H01R 13/6471
439/607.07
D714,227 S * 9/2014 Buck D13/154
D727,268 S * 4/2015 Buck D13/154
D748,063 S * 1/2016 Buck D13/154
D750,030 S * 2/2016 Zerebilov D13/154
D768,089 S * 10/2016 Liu D13/154
D796,452 S * 9/2017 Masaki D13/154

D796,453 S * 9/2017 Masaki D13/154
D816,044 S * 4/2018 Zerebilov D13/154
D823,814 S * 7/2018 Buck D13/154

(Continued)

FOREIGN PATENT DOCUMENTS

CN 305536822 * 1/2020
HK 1700610-0001 * 10/2017

(Continued)

OTHER PUBLICATIONS

Buck et al., "Contact Wafer", U.S. Appl. No. 29/725,389, filed Feb. 25, 2020.

(Continued)

Primary Examiner — Bridget L Eland

(74) *Attorney, Agent, or Firm* — Keating & Bennett, LLP

(57) **CLAIM**

The ornamental design for a contact wafer, as shown and described.

DESCRIPTION

FIG. 1 is a top, front, and right side perspective view of a contact wafer showing our new design;
FIG. 2 is a bottom, back, and left side perspective view thereof;

FIG. 3 is a front view thereof;

FIG. 4 is a back view thereof

FIG. 5 is a left view thereof;


FIG. 6 is a right view thereof;

FIG. 7 is a top view thereof; and,

FIG. 8 is a bottom view thereof.

The dot-dash broken lines represent the bounds of the claimed design while all other evenly spaced broken lines are directed to environment and are for illustrative purposes only; the broken lines form no part of the claimed design.

1 Claim, 8 Drawing Sheets



(56) **References Cited**

U.S. PATENT DOCUMENTS

D877,084	S	*	3/2020	Buck	D13/147
D877,088	S	*	3/2020	Musser	D13/154
D877,700	S	*	3/2020	Buck	D13/133
D879,724	S	*	3/2020	Buck	D13/154
D881,133	S	*	4/2020	Buck	D13/154
D881,134	S	*	4/2020	Musser	D13/154
D926,144	S	*	7/2021	Musser	D13/154
D926,705	S	*	8/2021	Musser	D13/154
11,139,620	B2	*	10/2021	Mongold	H03H 7/38
D941,780	S	*	1/2022	Buck	D13/154
2019/0097357	A1	*	3/2019	Mongold	H01R 13/646
2020/0212631	A1	*	7/2020	Buck	H01R 24/28
2021/0126401	A1	*	4/2021	Musser	H01R 12/716

FOREIGN PATENT DOCUMENTS

JP	D1650497	*	1/2020
TW	198419-0001	*	7/2019
TW	202276-0001	*	1/2020
TW	204460-0001	*	5/2020
TW	206638-0001	*	8/2020
TW	211829-0001	*	6/2021

OTHER PUBLICATIONS

Buck et al., “Electrical Connector”, U.S. Appl. No. 29/841,152, filed Jun. 3, 2022.

* cited by examiner




FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 6




FIG. 7




FIG. 8