



US00D973594S

(12) **United States Design Patent** (10) **Patent No.:** **US D973,594 S**
Gouhl et al. (45) **Date of Patent:** **** Dec. 27, 2022**

(54) **COMBINED GROUND FAULT CIRCUIT INTERRUPTER RECEPTACLE WITH DUAL INDICATOR LIGHTS**

D537,413 S 2/2007 Fort et al.
D598,859 S 8/2009 Vaccaro et al.
D692,385 S 10/2013 Dodal et al.

(Continued)

(71) Applicant: **Eaton Intelligent Power Limited**,
Dublin (IE)

OTHER PUBLICATIONS

(72) Inventors: **Erik J. Gouhl**, Fayetteville, GA (US);
Luis F. Salas, Fayetteville, GA (US);
HongZhi Zhou, Dongguan (CN)

Eaton "Self-test GFCI receptacles" product description, (2 pages)
(Nov. 2014).

Primary Examiner — Rhea Shields

(73) Assignee: **EATON INTELLIGENT POWER LIMITED**, Dublin (IE)

(74) *Attorney, Agent, or Firm* — Eckert Seamans Cherin & Mellott, LLC

(**) Term: **15 Years**

(57) **CLAIM**

(21) Appl. No.: **29/775,952**

The ornamental design for a combined ground fault circuit interrupter receptacle with dual indicator lights, as shown and described.

(22) Filed: **Mar. 26, 2021**

Related U.S. Application Data

DESCRIPTION

(62) Division of application No. 29/656,697, filed on Jul. 16, 2018, now Pat. No. Des. 917,398, which is a division of application No. 29/538,777, filed on Sep. 8, 2015, now Pat. No. Des. 826,861.

FIG. 1 is a side perspective view of a combined ground fault circuit interrupter receptacle with dual indicator lights showing our design;

(51) **LOC (13) Cl.** **13-03**

FIG. 2 is an opposing side perspective view thereof;

(52) **U.S. Cl.**
USPC **D13/137.1**

FIG. 3 is a front view thereof;

(58) **Field of Classification Search**
USPC D13/137.1–137.8, 133, 139.1–139.4
CPC H01H 83/04
See application file for complete search history.

FIG. 4 is a side view thereof;

FIG. 5 is an opposing side view thereof;

FIG. 6 is an environmental view thereof;

FIG. 7 is a side perspective view of another embodiment of a combined ground fault circuit interrupter receptacle with dual indicator lights showing our design;

FIG. 8 is an opposing side perspective view thereof;

FIG. 9 is a front view thereof;

FIG. 10 is a side view thereof;

FIG. 11 is an opposing side view thereof; and,

FIG. 12 is an environmental view thereof.


In the drawings, the broken lines are for the purpose of illustrating portions of the combined ground fault circuit interrupter receptacle with dual indicator lights that forms no part of the claimed design.

(56) **References Cited**

U.S. PATENT DOCUMENTS

4,802,052 A 1/1989 Brant et al.
D430,539 S * 9/2000 Leopold D13/139.3
6,515,564 B2 2/2003 Leopold et al.
D512,021 S 11/2005 Fort et al.
D521,932 S 5/2006 Fort et al.
D531,121 S 10/2006 Fort et al.
D536,305 S 2/2007 Fort et al.

1 Claim, 8 Drawing Sheets



(56)

References Cited

U.S. PATENT DOCUMENTS

D692,830 S * 11/2013 Junko D13/139.3
D703,139 S * 4/2014 Dodal D13/139.1
D744,423 S 12/2015 Junko et al.
D777,673 S 1/2017 Gouhl et al.
D778,238 S * 2/2017 Gouhl D13/137.3
D826,861 S 8/2018 Gouhl et al.
D832,799 S 11/2018 Lacey
D840,348 S 2/2019 Weeks
D851,042 S 6/2019 Pan et al.
D878,298 S 3/2020 Pan et al.
D884,643 S 5/2020 Kadam et al.
D887,362 S 6/2020 Pan et al.
D958,077 S * 7/2022 Desai D13/133
D958,748 S * 7/2022 Desai D13/133
2008/0024942 A1 1/2008 Gallas et al.
2008/0024944 A1* 1/2008 Gouhl H01H 83/04
361/42

* cited by examiner




FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 6




FIG. 7




FIG. 8




FIG. 9




FIG. 10




FIG. 11




FIG. 12