



US00D971863S

(12) **United States Design Patent**  
**Hara**

(10) **Patent No.:** **US D971,863 S**

(45) **Date of Patent:** **\*\* Dec. 6, 2022**

(54) **SEMICONDUCTOR MODULE**

(71) Applicant: **ROHM CO., LTD.**, Kyoto (JP)

(72) Inventor: **Hideo Hara**, Kyoto (JP)

(73) Assignee: **ROHM CO., LTD.**, Kyoto (JP)

(\*\*) Term: **15 Years**

(21) Appl. No.: **29/743,425**

(22) Filed: **Jul. 21, 2020**

(30) **Foreign Application Priority Data**

Jan. 28, 2020 (JP) ..... 2020-001386 D

Jan. 28, 2020 (JP) ..... 2020-001387 D

(51) **LOC (13) Cl.** ..... **13-03**

(52) **U.S. Cl.**  
USPC ..... **D13/182**

(58) **Field of Classification Search**  
USPC ..... D13/123, 133, 146, 147, 158, 182, 184,  
D13/199  
CPC ..... H01L 28/06; H01L 28/07; H01L 28/08;  
H01L 25/07; H01L 25/16; H01L 25/18;  
H01L 23/00; H01L 23/31; H05K 1/18;  
H05K 7/00; H05K 7/20; H02M 7/00  
See application file for complete search history.

(56) **References Cited**

**U.S. PATENT DOCUMENTS**

4,028,722 A \* 6/1977 Helda ..... H01L 24/01  
174/533

D357,462 S \* 4/1995 Terasawa ..... D13/182  
(Continued)

**FOREIGN PATENT DOCUMENTS**

JP D0982886 S 6/1997  
JP D1511987 S 11/2014

(Continued)

**OTHER PUBLICATIONS**

Office Action issued for Japanese Patent Application No. 2020-001382, Dispatch Date: Oct. 2, 2020, 2 pages.

*Primary Examiner* — Shawn T Gingrich

(74) *Attorney, Agent, or Firm* — Hamre, Schumann,  
Mueller & Larson, P.C.

(57) **CLAIM**

The ornamental design for a semiconductor module, as shown and described.

**DESCRIPTION**

FIG. 1 is a front, top and right side perspective view of a first embodiment of a semiconductor module showing my new design;

FIG. 2 is a rear, bottom and left side perspective view thereof;

FIG. 3 is a front view thereof;

FIG. 4 is a rear view thereof;

FIG. 5 is a top plan view thereof;

FIG. 6 is a bottom plan view thereof;

FIG. 7 is a right side view thereof, the left side view being a mirror image of FIG. 7;

FIG. 8 is a front, top and right side perspective view of a second embodiment of a semiconductor module showing my new design;

FIG. 9 is a rear, bottom and left side perspective view thereof;

FIG. 10 is a front view thereof;

FIG. 11 is a rear view thereof;



FIG. 12 is a top plan view thereof;

FIG. 13 is a bottom plan view thereof; and,

FIG. 14 is a right side view thereof, the left side view being a mirror image of FIG. 14.

The broken lines illustrate portions of the semiconductor module that form no part of the claimed design. The dash-dotted lines denote the boundary of the claim and form no part of the claimed design.

**1 Claim, 14 Drawing Sheets**



(56)

References Cited

U.S. PATENT DOCUMENTS

D357,671 S \* 4/1995 Terasawa ..... D13/182  
 D360,619 S \* 7/1995 Terasawa ..... D13/182  
 D394,244 S \* 5/1998 Majumdar ..... D13/182  
 D396,847 S \* 8/1998 Nakayama ..... D13/182  
 D401,912 S \* 12/1998 Majumdar ..... D13/182  
 D418,485 S \* 1/2000 Kawafuji ..... D13/182  
 D428,859 S \* 8/2000 Kawafuji ..... D13/182  
 D448,739 S \* 10/2001 Iwasaki ..... D13/182  
 D470,825 S \* 2/2003 Iwasaki ..... D13/182  
 D505,399 S \* 5/2005 Yoshida ..... D13/182  
 D505,400 S \* 5/2005 Kawafuji ..... D13/182  
 D539,761 S \* 4/2007 Takahashi ..... D13/182  
 D548,202 S \* 8/2007 Takahashi ..... D13/182  
 D548,203 S \* 8/2007 Takahashi ..... D13/182  
 D717,253 S \* 11/2014 Jo ..... D13/182  
 D717,254 S \* 11/2014 Jo ..... D13/182  
 D717,255 S \* 11/2014 Lim ..... D13/182  
 D717,256 S \* 11/2014 Sohn ..... D13/182  
 D719,113 S \* 12/2014 Sohn ..... D13/182  
 D719,926 S \* 12/2014 Sohn ..... D13/182  
 D770,994 S \* 11/2016 Hasegawa ..... D13/182

D772,182 S \* 11/2016 Hasegawa ..... D13/182  
 D777,124 S \* 1/2017 Hasegawa ..... D13/182  
 D783,550 S \* 4/2017 Hasegawa ..... D13/182  
 D856,947 S \* 8/2019 Nii ..... D13/182  
 D864,135 S \* 10/2019 Yokoyama ..... D13/182  
 D874,411 S \* 2/2020 Kanda ..... D13/182  
 D877,102 S \* 3/2020 Kamiyama ..... D13/182  
 D888,673 S \* 6/2020 Furutani ..... D13/182  
 D903,613 S \* 12/2020 Furutani ..... D13/182  
 D906,271 S \* 12/2020 Kanda ..... D13/182  
 D913,978 S \* 3/2021 Furutani ..... D13/182  
 2020/0388580 A1 \* 12/2020 Furutani ..... H01L 23/562  
 2021/0036700 A1 \* 2/2021 Ishimatsu ..... H01L 25/18  
 2021/0217741 A1 \* 7/2021 Ishimatsu ..... H01L 23/49562

FOREIGN PATENT DOCUMENTS

JP D1615884 S 10/2018  
 JP D1615979 S 10/2018  
 JP D1629924 S 4/2019  
 JP D1630154 S 4/2019  
 JP D1641098 S 9/2019

\* cited by examiner




FIG. 1




FIG.2

FIG. 3




FIG.4




FIG. 5





FIG. 6








FIG.7




FIG.8




FIG. 9

FIG.10




FIG.11




FIG.12





FIG.13






FIG.14