



US00D951247S

(12) **United States Design Patent** (10) **Patent No.:** **US D951,247 S**
Takei et al. (45) **Date of Patent:** **** May 10, 2022**

(54) **DISPLAY RACK-MOUNTABLE
CALIBRATION BOARD**

(71) Applicant: **NEC Corporation**, Tokyo (JP)

(72) Inventors: **Yutaka Takei**, Tokyo (JP); **Yoshihide
Kitano**, Tokyo (JP)

(73) Assignee: **NEC CORPORATION**, Tokyo (JP)

(**) Term: **15 Years**

(21) Appl. No.: **29/750,793**

(22) Filed: **Sep. 16, 2020**

(30) **Foreign Application Priority Data**

Mar. 17, 2020 (JP) 2020-005241

(51) **LOC (13) Cl.** **14-02**

(52) **U.S. Cl.**
USPC **D14/349**

(58) **Field of Classification Search**

USPC D14/371-382, 125-129, 336, 337,
D14/447-452, 492, 335, 376-382, 239,
D14/457, 439-441, 432, 251-253;
D8/349, 354, 363, 367, 372, 373, 376,
D8/380, 382; D21/333; D12/415;
D3/10, 218; 348/180, 184, 325, 739,
348/825; 248/323, 278.1, 286.1
CPC G06F 3/0412; G06F 3/016; G06F 3/0488;
G06F 3/011; G06F 3/038; G06F 3/03543;
G06F 3/0338; G06F 3/0202; G06F
3/0219; G06F 3/0213; G06F 1/1616;
G06F 3/023; G06F 3/04883; G02F
1/13338; G02F 1/1313; G02F 1/1333;
G02F 1/135; G02F 1/132; G02F
1/133308; G02F 1/134309; G02F
1/13718; G09G 3/3648; G06K 15/1252;
B41J 2/465; G03F 7/70291; G02B

(Continued)

(56) **References Cited**

U.S. PATENT DOCUMENTS

D377,192 S * 1/1997 He D19/34.1
6,688,069 B2 * 2/2004 Zadeh E04B 1/2403
52/712

(Continued)

FOREIGN PATENT DOCUMENTS

JP 2013-238973 A 11/2013
JP 2019-109916 A 7/2019

OTHER PUBLICATIONS

U.S. Appl. No. 29/750,764, filed Sep. 16, 2020, Yutaka Takei et al.
(Continued)

Primary Examiner — Katie Jane Stofko

(74) *Attorney, Agent, or Firm* — Buchanan Ingersoll &
Rooney PC

(57) **CLAIM**


The ornamental design for a display rack-mountable cali-
bration board, as shown and described.

DESCRIPTION

FIG. 1 is a front, right side, top perspective view of a display
rack-mountable calibration board showing our new design;
FIG. 2 is a front elevational view thereof;
FIG. 3 is a rear elevational view thereof;
FIG. 4 is a left side view thereof;
FIG. 5 is a right side view thereof;
FIG. 6 is a top plan view thereof; and,
FIG. 7 is a bottom plan view thereof.

The evenly-spaced broken lines in FIGS. 1-7 illustrate
portions of the display rack-mountable calibration board that
form no part of the claimed design. The dash-dot-dash
broken lines in FIGS. 1 and 6 illustrate the boundary of the
claimed design which forms no part thereof.

1 Claim, 6 Drawing Sheets



(58) **Field of Classification Search**

CPC 27/0172; G02B 5/30; G02B 2027/0118;
G02B 27/0101; F16M 13/02; F16M
13/00; F16M 11/10; F16M 11/04; F16M
2200/08; F16M 11/2021; A47B 21/0314;
A47B 88/044; A47B 2021/0335; H02G
3/126; F16B 47/00; F16B 47/006; A47G
1/17; A47K 2201/00

See application file for complete search history.

D894,721 S * 9/2020 LePoire D8/382
D903,225 S * 11/2020 Hillary D99/43
D904,209 S * 12/2020 Burns D10/65
D928,220 S * 8/2021 Liang D16/242
D931,745 S * 9/2021 Wang D10/70
2018/0066424 A1 * 3/2018 Daudet E04B 1/2608
2018/0066425 A1 * 3/2018 Ralph E04B 1/2403
2019/0104866 A1 4/2019 Kobayashi et al.

OTHER PUBLICATIONS

(56) **References Cited**

U.S. PATENT DOCUMENTS

D644,503 S * 9/2011 Crane D8/382
D737,362 S * 8/2015 Chang D16/237
D817,149 S * 5/2018 Ralph D8/349
D839,078 S * 1/2019 Stahl D8/349

Notice of Allowance together with Notice citing reference materials
issued by the Japanese Patent Office dated Dec. 4, 2020 in corre-
sponding Japanese Design Patent Application No. 2020-005241 and
an English Translation of the Notice citing reference materials. (4
pages).

* cited by examiner




FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 6



FIG. 7