



US00D941786S

(12) **United States Design Patent**
Ellena et al.

(10) **Patent No.:** **US D941,786 S**
(45) **Date of Patent:** **** Jan. 25, 2022**

(54) **CIRCUIT BOARD**

(71) Applicant: **T-Worx Holdings, LLC**, Sterling, VA (US)

(72) Inventors: **Joseph D. Ellena**, Herndon, VA (US);
Tyler J. Miller, Dickerson, MD (US);
Thomas Musman, Woodbridge, VA (US);
Tho N. Nguyen, Ashburn, VA (US);
Benjamin F. Feldman, Reston, VA (US)

(73) Assignee: **T-Worx Holdings, LLC**, Sterling, VA (US)

(**) Term: **15 Years**

(21) Appl. No.: **29/714,448**

(22) Filed: **Nov. 22, 2019**

(51) **LOC (13) Cl.** **13-03**

(52) **U.S. Cl.**
USPC **D13/182**

(58) **Field of Classification Search**
USPC D13/182; 361/748, 752, 760, 761, 807,
361/808, 736, 719, 720; 174/250, 253,
174/255, 68.1; 363/144, 147
CPC H05K 3/30; H05K 3/301; H05K 3/284;
H05K 3/303; H05K 1/18; H05K 1/181;
H05K 1/182; H05K 1/183; H05K 1/185;
H05K 1/00; H05K 7/1417; H05K 7/02;
H05K 7/12; H05K 7/06; H01L 2924/14
See application file for complete search history.

(56) **References Cited**

U.S. PATENT DOCUMENTS

D292,698 S * 11/1987 DeVita D13/182
5,326,284 A * 7/1994 Bohbot H05K 1/0228
439/607.01

D430,856 S * 9/2000 Wilkerson D13/182
D508,681 S * 8/2005 Enderlein D13/182
D525,213 S * 7/2006 Enderlein D13/182
D639,756 S * 6/2011 Greene, Jr. D13/182
D642,546 S * 8/2011 Greene, Jr. D13/182
D647,072 S * 10/2011 Bentley D13/182
D799,438 S * 10/2017 Takahashi D13/182
D837,171 S * 1/2019 Vasoya D13/182
D883,240 S * 5/2020 Fathauer H05K 1/115
D13/182
D887,998 S * 6/2020 Krasnopolski D13/182
D909,319 S * 2/2021 Nordeen D13/182
D911,298 S * 2/2021 Krasnopolski D13/182
2008/0144290 A1 * 6/2008 Brandt B60R 16/0239
361/720
2009/0268390 A1 * 10/2009 King G06F 13/409
361/679.33

* cited by examiner

Primary Examiner — Elizabeth J Oswecki

(74) *Attorney, Agent, or Firm* — Merchant & Gould P.C.


(57) **CLAIM**

The ornamental design for a circuit board, as shown and described.

DESCRIPTION

FIG. 1 is an isometric view of a circuit board, showing our new design;
FIG. 2 is a top view thereof;
FIG. 3 is a bottom view thereof;
FIG. 4 is a front view thereof;
FIG. 5 is a rear view thereof;
FIG. 6 is a right side view thereof;
FIG. 7 is a left side view thereof; and,
FIG. 8 is a bottom isometric view thereof.
The evenly spaced dashed lines in the Figures depict portions of the circuit board that form no part of the claimed design.

1 Claim, 6 Drawing Sheets






FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5

FIG. 6





FIG. 7






FIG. 8