US00D933016S

(12) **United States Design Patent**
**Adams et al.**

(10) **Patent No.: US D933,016 S**
(45) **Date of Patent: ** Oct. 12, 2021**

(54) **CONTACT FIELD FOR A PRINTED CIRCUIT BOARD**

(71) Applicant: **Modus Test, LLC**, Richardson, TX (US)

(72) Inventors: **Lynwood Adams**, Rockwall, TX (US); **Jack Lewis**, Royse City, TX (US)

(73) Assignee: **MODUS TEST, LLC**, Richardson, TX (US)

(**) Term: **15 Years**

(21) Appl. No.: **29/683,858**

(22) Filed: **Mar. 15, 2019**

(51) **LOC (13) Cl.** ..... **13-03**

(52) **U.S. Cl.**
USPC ..... **D13/147**; D13/182

(58) **Field of Classification Search**
USPC ..... D13/120, 121, 123, 147, 154, 179, 182, D13/184, 199; D14/356, 432, 435
CPC ..... H05K 2201/10287; H05K 2201/10295; H05K 7/1084
See application file for complete search history.

(56) **References Cited**

U.S. PATENT DOCUMENTS

| | | | | |
|---|---|---|---|---|
| 4,330,684 | A * | 5/1982 | Hayward | H05K 1/0287 174/254 |
| 4,498,122 | A * | 2/1985 | Rainal | H01L 23/50 174/264 |
| D319,629 | S * | 9/1991 | Hasegawa | D13/182 |
| 5,049,084 | A * | 9/1991 | Bakke | H01R 13/2435 439/591 |
| D334,175 | S * | 3/1993 | Barabi | D10/80 |
| 5,199,907 | A * | 4/1993 | Jansen | H05K 3/308 439/751 |
| D457,146 | S * | 5/2002 | Yamamoto | D13/182 |
| 7,378,600 | B2 * | 5/2008 | Chan | H05K 1/0287 174/262 |
| D821,338 | S * | 6/2018 | Adams | D13/182 |
| 10,368,435 | B2 * | 7/2019 | Kho | H05K 1/0292 |
| D872,032 | S * | 1/2020 | Morelli | D13/147 |

(Continued)

OTHER PUBLICATIONS

"PCB Board". Found online Aug. 6, 2020 at amazon.com. Reference dated Jul. 23, 2017. Retrieved from https://www.amazon.com/32-placas-circuito-prototipo-soldarlas-compatibles/dp/B072Z7Y19F/ref=sr_1_1. (Year: 2017).*

(Continued)

*Primary Examiner* — Kendra Leslie Hamilton
*Assistant Examiner* — Amanda Christensen
(74) *Attorney, Agent, or Firm* — Christopher A. Proskey; BrownWinick Law Firm

(57) **CLAIM**

The ornamental design for a contact field for a printed circuit board, as is shown and described.

**DESCRIPTION**

FIG. **1** is a top perspective view of a contact field for a printed circuit board, showing our new design;
FIG. **2** is a bottom perspective view thereof;
FIG. **3** is a front elevation view thereof;
FIG. **4** is a rear elevation view thereof;
FIG. **5** is a right elevation view thereof;
FIG. **6** is a left elevation view thereof;
FIG. **7** is a top plan view thereof;
FIG. **8** is a bottom plan view thereof;
FIG. **9** is an enlarged bottom perspective view of the detail identified in FIG. **2**; and,
FIG. **10** is an enlarged bottom elevation view of the detail identified in FIG. **8**.
The equal spaced dashed lines depict the environment, which forms no part of the claimed design. The dash-dot-dot dashed lines define boundaries of the claimed design.

**1 Claim, 8 Drawing Sheets**






(56) **References Cited**

U.S. PATENT DOCUMENTS

| | | | | |
|---|---|---|---|---|
| D875,057 | S * | 2/2020 | Podubni | D13/182 |
| 2004/0205402 | A1 * | 10/2004 | Yamaguchi | G01R 31/2886 714/30 |

OTHER PUBLICATIONS

"PCB motherboard". Found online Aug. 7, 2020 at colourbox.com. Reference dated Aug. 8, 2011. Retrieved from https://www.colourbox.com/image/pcb-motherboard-of-personal-computer-image-2178703. (Year: 2011).*

"Prototyping Circuit Boards". Found online Aug. 7, 2020 at medium.com. Reference dated Sep. 27, 2016. Retrieved from https://medium.com/@rxseger/notes-on-prototyping-circuit-boards-c5906e637123 (Year: 2016).*

* cited by examiner



FIG. 1




FIG. 2



FIG. 3

FIG. 4



FIG. 5

FIG. 6



FIG. 7




FIG. 8



FIG. 9



FIG. 10