



US00D928721S

(12) **United States Design Patent** (10) **Patent No.:** **US D928,721 S**  
**Seki et al.** (45) **Date of Patent:** **\*\* Aug. 24, 2021**

(54) **CONNECTING TERMINAL**

(71) Applicant: **CENTRAL GLASS COMPANY, LIMITED**, Ube (JP)

(72) Inventors: **Kohei Seki**, Matsusaka (JP); **Jun Hamada**, Matsusaka (JP)

(73) Assignee: **CENTRAL GLASS COMPANY, LIMITED**, Ube (JP)

(\*\*) Term: **15 Years**

(21) Appl. No.: **29/692,697**

(22) Filed: **May 28, 2019**

**Related U.S. Application Data**

(62) Division of application No. 29/641,463, filed on Mar. 22, 2018, now Pat. No. Des. 883,227.

(30) **Foreign Application Priority Data**

Nov. 8, 2017 (JP) ..... 2017-024945  
Dec. 5, 2017 (JP) ..... 2017-027120  
Dec. 5, 2017 (JP) ..... 2017-027121

(51) **LOC (13) Cl.** ..... **13-03**

(52) **U.S. Cl.**  
USPC ..... **D13/154; D13/120**

(58) **Field of Classification Search**  
USPC ..... D13/118, 120, 123, 133, 146, 147, 153,  
D13/154, 155, 157, 158, 173, 184, 199;  
D8/356, 382; D25/133  
CPC ..... H01R 9/00; H01R 9/16; H01R 13/02  
See application file for complete search history.

(56) **References Cited**

**U.S. PATENT DOCUMENTS**

4,023,008 A \* 5/1977 Durussel ..... H05B 3/84  
219/522  
4,246,467 A \* 1/1981 Boaz ..... H05B 3/84  
174/94 R

D280,595 S 9/1985 Wilk  
D336,284 S 6/1993 Pruett et al.  
5,738,554 A 4/1998 Borger et al.  
D399,486 S \* 10/1998 Deans ..... D13/120  
(Continued)

**OTHER PUBLICATIONS**

“Metal Plate Shunt Resistors”. Found online Jul. 13, 2020 at electronicsweekly.com. Reference dated Nov. 30, 2017. Retrieved from <https://www.electronicsweekly.com/news/products/passives/metal-plate-shunt-resistors-handle-high-currents-2017-11/>. (Year: 2017).\*

(Continued)

*Primary Examiner* — Kendra Leslie Hamilton

*Assistant Examiner* — Amanda Christensen

(74) *Attorney, Agent, or Firm* — Westerman, Hattori, Daniels & Adrian, LLP


(57) **CLAIM**

The ornamental design for a connecting terminal, as shown and described.

**DESCRIPTION**

FIG. 1 is a bottom plan view of a connecting terminal, showing our new design.  
FIG. 2 is a front elevation view thereof.  
FIG. 3 is a rear elevation view thereof.  
FIG. 4 is a top plan view thereof.  
FIG. 5 is a right side elevation view, the left side elevation view being a mirror image thereof.  
FIG. 6 is a top, rear, left side perspective view thereof; and, FIG. 7 is a top, rear, left side perspective view of the connecting terminal of FIG. 1, shown in a condition of use. The broken lines in the drawings depict environmental structure that form no part of the claimed design.

**1 Claim, 2 Drawing Sheets**



(56)

**References Cited**

## U.S. PATENT DOCUMENTS

D814,416 S \* 4/2018 Hickey ..... D13/120  
D815,042 S 4/2018 Jenrich  
10,026,529 B2 \* 7/2018 Chiku ..... H01C 1/14  
D857,420 S \* 8/2019 Schneider ..... D6/545  
10,374,343 B2 \* 8/2019 Schmalbuch ..... H01R 43/205  
D877,603 S \* 3/2020 Barker ..... D8/394  
D883,227 S \* 5/2020 Seki ..... D13/154  
2009/0174522 A1 \* 7/2009 Schulz ..... H01C 1/08  
338/49  
2014/0158424 A1 \* 6/2014 Schlarb ..... B23K 1/0008  
174/94 R  
2014/0182932 A1 \* 7/2014 Cholewa ..... H05K 3/4015  
174/84 R  
2017/0179458 A1 \* 6/2017 Sato ..... H01M 2/206

## OTHER PUBLICATIONS

“Channel Rack-To-Runway Mounting Plate With Bracket”. Found online Oct. 6, 2020 at chatsworth.com. Reference dated Mar. 1, 2016. Retrieved from [https://tineye.com/search/d8b74028fb6b63b40190f6fc21870d94f354a106?sort=crawl\\_date&order=asc&page=1](https://tineye.com/search/d8b74028fb6b63b40190f6fc21870d94f354a106?sort=crawl_date&order=asc&page=1). (Year: 2016).\*

“Bourns High Power Current Sense Resistor Families”. Found online Oct. 6, 2020 at arrow.com. Reference dated Aug. 16, 2016. Retrieved from <https://www.arrow.com/en/research-and-events/articles/bourns-high-power-current-sense-resistor-families>. (Year: 2016).\*

\* cited by examiner




FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 6




FIG. 7