



US00D906980S

(12) **United States Design Patent** (10) **Patent No.:** **US D906,980 S**  
**Metzger** (45) **Date of Patent:** **\*\* Jan. 5, 2021**

(54) **ELECTRONIC CIRCUIT DEVICE**  
(71) Applicant: **Phoenix Contact GmbH & Co. KG,**  
Blomberg (DE)  
(72) Inventor: **Klaus Metzger,** Blomberg (DE)  
(73) Assignee: **PHOENIX CONTACT GMBH & CO.**  
**KG,** Blomberg (DE)

D621,350 S \* 8/2010 Huang ..... D13/110  
D671,500 S \* 11/2012 Kettern ..... D13/149  
D705,162 S \* 5/2014 Mueller ..... D13/110  
D789,887 S \* 6/2017 Zeng ..... D13/110  
D811,327 S \* 2/2018 Mueller ..... D13/110  
9,954,409 B2 \* 4/2018 Lei ..... H02K 11/33  
D855,019 S \* 7/2019 Rustill ..... D13/108  
D856,286 S \* 8/2019 Zhuang ..... D13/158  
D867,284 S \* 11/2019 Lai ..... D13/110  
D871,353 S \* 12/2019 Gupta ..... D13/158

(\*\*) Term: **15 Years**

**OTHER PUBLICATIONS**

(21) Appl. No.: **29/660,354**

Phoenix Contact. Communication module—Mini MCR-2-V8-MOD-TCP—2905635. Apr. 16, 2018. [http://www.farnell.com/datasheets/2610857.pdf?\\_ga=2.149019894.1579154810.1579737994-1049050209.1579737994](http://www.farnell.com/datasheets/2610857.pdf?_ga=2.149019894.1579154810.1579737994-1049050209.1579737994) (Year: 2018).\*

(22) Filed: **Aug. 21, 2018**

\* cited by examiner

(30) **Foreign Application Priority Data**

Mar. 9, 2018 (EM) ..... 004749067-0001  
Mar. 9, 2018 (EM) ..... 004749067-0002

*Primary Examiner* — Darcey E Gottschalk  
(74) *Attorney, Agent, or Firm* — Leydig, Voit & Mayer, Ltd.

(51) **LOC (13) Cl.** ..... **13-03**

(52) **U.S. Cl.**  
USPC ..... **D13/147**

(57) **CLAIM**

(58) **Field of Classification Search**  
USPC ..... D13/103, 107, 108, 110, 112, 118, 120,  
D13/123, 133, 137.1, 145–147, 149–156,  
D13/158, 173, 177, 184, 199, 242;  
D14/240, 242, 433, 434, 435.1, 438;  
D26/129

The ornamental design for electronic circuit device, as shown and described.

CPC ..... G06F 1/181; G06F 1/188; G06F 1/189;  
H02M 7/00; H02M 7/02; H02M 7/003;  
H02K 5/00; H02K 5/0017; H02K 7/00;  
H02K 7/1427; H02K 7/20918

**DESCRIPTION**

See application file for complete search history.


FIG. 1 is a top-front-left perspective view of the electronic circuit device of my new design;  
FIG. 2 is a front view thereof;  
FIG. 3 is a right side view thereof;  
FIG. 4 is a top view thereof;  
FIG. 5 is a left side view thereof;  
FIG. 6 is a bottom view thereof; and,  
FIG. 7 is a rear view thereof.  
The broken lines depict portions of the electronic circuit device that form no part of the claim.

(56) **References Cited**

**U.S. PATENT DOCUMENTS**

D483,329 S \* 12/2003 Kuo ..... D13/110  
D488,441 S \* 4/2004 Ogawa ..... D13/110  
D553,564 S \* 10/2007 Kuo ..... D13/110

**1 Claim, 7 Drawing Sheets**






FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 6




FIG. 7