

US00D902877S

(12) United States Design Patent
Hirata

(10) **Patent No.: US D902,877 S**
(45) **Date of Patent: ** Nov. 24, 2020**

(54) **PACKAGED SEMICONDUCTOR MODULE**

(71) Applicant: **Rohm Co., Ltd.**, Kyoto-shi, Kyoto (JP)

(72) Inventor: **Shigeru Hirata**, Kyoto (JP)

(73) Assignee: **ROHM CO., LTD.**, Kyoto (JP)

(**) Term: **15 Years**

(21) Appl. No.: **29/672,087**

(22) Filed: **Dec. 3, 2018**

(30) **Foreign Application Priority Data**

Jun. 12, 2018 (JP) 2018-012838

(51) **LOC (12) Cl.** **13-03**

(52) **U.S. Cl.**
USPC **D13/182**

(58) **Field of Classification Search**
USPC D13/182; 257/678, 684, 690, 691; 361/679.01, 713, 728, 736, 760, 761, 772, 361/775, 783, 820; 174/250, 253; 438/15, 25, 26, 51, 55, 63, 64, 106
CPC . H01L 21/00; H01L 2224/42; H01L 2224/43; H01L 2021/00; H01L 2021/02; H01L 2021/04; H01L 21/4814; H01L 21/4846; H01L 21/4871; H01L 21/67144; H01L 2924/171; H01L 2924/1711; H01L 2924/1715; H01L 2924/17151; H01L 2924/181; H01L 2924/1811; H01L 2924/1815; H01L 2924/19042; H01L 2924/1905; H01L 2224/08054; H01L 23/58; H05B 41/14; H02B 6/4201; G02B 6/4256; G02B 6/4257; G02B 6/4261; G02B 6/4262; G02B 6/428; G02B 6/4281; H05K 1/14; H05K 1/141; H05K 1/142; H05K 1/144; H05K 1/18; H05K 1/181; H05K 1/182; H05K 1/026
See application file for complete search history.

(56) **References Cited**

U.S. PATENT DOCUMENTS

3,255,055 A * 6/1966 Ross H01L 29/0661 257/496
3,602,846 A * 8/1971 Hauser H03H 7/34 333/140
3,762,039 A * 10/1973 Douglass H01L 23/041 29/827
3,825,876 A * 7/1974 Damon H05K 7/1046 439/70
3,846,734 A * 11/1974 Pauza H05K 7/1076 439/70
4,391,408 A * 7/1983 Hanlon H01R 12/89 439/268
4,441,119 A * 4/1984 Link H05K 7/1053 174/536
4,663,833 A * 5/1987 Tanaka G11C 16/18 257/667
4,916,519 A * 4/1990 Ward H01L 23/495 257/666
D317,592 S * 6/1991 Yoshizawa D13/182
(Continued)

Primary Examiner — Elizabeth J Oswecki
(74) *Attorney, Agent, or Firm* — Hamre, Schumann, Mueller & Larson, P.C.

(57) **CLAIM**

The ornamental design for a packaged semiconductor module, as shown and described.

DESCRIPTION

FIG. **1** is a perspective view of a packaged semiconductor module showing my new design;
FIG. **2** is a front view thereof;
FIG. **3** is a rear view thereof;
FIG. **4** is a top plan view thereof;
FIG. **5** is a bottom plan view thereof;
FIG. **6** is a right side view thereof; and,
FIG. **7** is a left side view thereof.

1 Claim, 5 Drawing Sheets



(56) **References Cited**

U.S. PATENT DOCUMENTS

5,119,269 A * 6/1992 Nakayama H01L 23/49593 257/678
D345,731 S * 4/1994 Owens D13/182
5,337,216 A * 8/1994 McIver H01L 21/56 257/676
D358,806 S * 5/1995 Siegel D13/182
D359,028 S * 6/1995 Siegel D13/182
5,434,357 A * 7/1995 Belcher H01L 21/50 174/259
5,557,504 A * 9/1996 Siegel H01L 23/58 174/250
5,570,273 A * 10/1996 Siegel H01L 23/58 174/261
5,646,443 A * 7/1997 Takahashi H01L 23/04 257/704
D394,244 S * 5/1998 Majumdar D13/182
D396,846 S * 8/1998 Nakayama D13/182
D396,847 S * 8/1998 Nakayama D13/182
5,798,570 A * 8/1998 Watanabe H01L 21/565 257/796
D401,912 S * 12/1998 Majumdar D13/182
5,959,842 A * 9/1999 Leonard H05K 1/141 174/536
6,093,957 A * 7/2000 Kwon H01L 23/49527 174/529
D432,097 S * 10/2000 Song D13/182
D444,132 S * 6/2001 Iwanishi D13/182
D448,739 S * 10/2001 Iwasaki D13/182
D466,485 S * 12/2002 Maehara D13/182
D466,873 S * 12/2002 Kasem D13/182
D472,528 S * 4/2003 Kasem D13/182
D505,399 S * 5/2005 Yoshida D13/182
D505,400 S * 5/2005 Kawafuji D13/182
D510,728 S * 10/2005 Celaya D13/182
D539,761 S * 4/2007 Takahashi D13/182
D548,202 S * 8/2007 Takahashi D13/182
D548,203 S * 8/2007 Takahashi D13/182
D717,253 S * 11/2014 Jo D13/182
D717,255 S * 11/2014 Lim D13/182
D717,256 S * 11/2014 Sohn D13/182
D719,113 S * 12/2014 Sohn D13/182
D824,866 S * 8/2018 Matsubara D13/182
D859,334 S * 9/2019 Yokoyama D13/182
D888,673 S * 6/2020 Furutani D13/182
2003/0042584 A1 * 3/2003 Yamaguchi H01L 23/49503 257/666

* cited by examiner

Fig. 1



Fig. 2



Fig. 3



Fig. 4



Fig. 5



Fig. 6



Fig. 7