



US00D887362S

(12) **United States Design Patent** (10) **Patent No.:** **US D887,362 S**
Pan et al. (45) **Date of Patent:** **** Jun. 16, 2020**

(54) GROUND FAULT CIRCUIT INTERRUPTER	6,278,062 B1 * 8/2001 Sowdon H02G 3/14 174/66
(71) Applicant: Ze Chen	6,329,596 B1 * 12/2001 Justiniano H02G 3/14 174/66
(72) Inventors: Xincheng Pan , Huizhou (CN); Gui Chen , Wenzhou (CN); Hanliang Yu , Tongzhou (CN)	D462,660 S * 9/2002 Huang D13/139.3 D470,108 S * 2/2003 Daoxian D13/139.3 D494,139 S * 8/2004 Allen, Jr. D13/139.3 7,031,125 B2 * 4/2006 Germain H01H 73/14 361/42
(73) Assignee: Ze Chen , Yueqing (CN)	D523,397 S * 6/2006 Maglionico D13/137.2 D535,255 S * 1/2007 Bazayev D13/139.3 7,209,330 B2 * 4/2007 DiSalvo H01H 71/62 361/42
(**) Term: 15 Years	D542,223 S * 5/2007 Bazayev D13/139.3 D545,272 S * 6/2007 Zhang D13/139.3 D674,753 S * 1/2013 Jansen D13/139.1 D686,159 S * 7/2013 Takahashi D13/147 D703,139 S * 4/2014 Dodal D13/139.1 D719,512 S * 12/2014 Roy D13/139.6 D731,432 S * 6/2015 Murphy D13/139.1 D744,952 S * 12/2015 Ni D13/139.3 D813,818 S * 3/2018 Ni D13/137.2 D817,281 S * 5/2018 Salas D13/137.2 D825,469 S * 8/2018 Pan D13/139.1
(21) Appl. No.: 29/655,907	
(22) Filed: Jul. 9, 2018	

Related U.S. Application Data

(62) Division of application No. 29/546,145, filed on Nov. 19, 2015, now Pat. No. Des. 825,469.

Foreign Application Priority Data

Jul. 8, 2015 (CN) 2015 3 0242004

(51) **LOC (12) Cl.** **13-03**

(52) **U.S. Cl.**
USPC **D13/139.1**

(58) **Field of Classification Search**
USPC D13/139.1-139.8, 156, 154, 147, 152,
D13/137.1-137.4
CPC H01R 13/4534; H02G 3/14; H01H 83/04;
H01H 73/14; H01H 71/62
See application file for complete search history.

References Cited

U.S. PATENT DOCUMENTS

D413,862 S *	9/1999	Huang	D13/139.3
D419,531 S *	1/2000	Keung	D13/139.3
D427,887 S *	7/2000	Leopold	D13/154
D430,539 S *	9/2000	Leopold	D13/139.3

Primary Examiner — Rhea Shields
(74) *Attorney, Agent, or Firm* — Mei & Mark LLP


(57) **CLAIM**

The ornamental design for a ground fault circuit interrupter, as shown and described.

DESCRIPTION

FIG. 1 is a front view of a ground fault circuit interrupter, showing our new design;
FIG. 2 is a front top right perspective side view thereof;
FIG. 3 is a bottom side view thereof; and,
FIG. 4 is a left side view thereof.
In the drawings, the broken lines are for the purpose of illustrating environment only and form no part of the claimed design.

1 Claim, 2 Drawing Sheets



(56)

References Cited

U.S. PATENT DOCUMENTS

D839,830	S *	2/2019	Weeks	D13/139.6
D840,349	S *	2/2019	Weeks	D13/139.6
D845,245	S *	4/2019	Tao	D13/139.3
D848,947	S *	5/2019	Liu	D13/137.2
D851,042	S *	6/2019	Pan	D13/139.1
D851,596	S *	6/2019	Koch	D13/137.2
D851,602	S *	6/2019	Chen	D13/156
D853,333	S *	7/2019	Salas	D13/139.3
2011/0104918	A1 *	5/2011	Chen	H01R 13/4534
					439/136
2013/0038968	A1 *	2/2013	Chen	H01H 83/04
					361/42

* cited by examiner




FIG. 2




FIG. 1




FIG. 4




FIG. 3