

US00D876455S

(12) United States Design Patent (10) Patent No.:

Holden et al.

(10) Patent No.: US D876,455 S

(45) Date of Patent: ** *Feb. 25, 2020

(54) MULTIPROBE CIRCUIT TESTER DISPLAY WITH GRAPHICAL USER INTERFACE

(71) Applicant: **Snap-on Incorporated**, Kenosha, WI

(US)

(72) Inventors: Michael G. Holden, Milwaukee, WI

(US); David F. Brekke, Franksville, WI (US); Gary Wollert, Kenosha, WI (US)

- (73) Assignee: **Snap-on Incorporated**, Kenosha, WI (US)
- (*) Notice: This patent is subject to a terminal dis-

claimer.

- (**) Term: 15 Years
- (21) Appl. No.: 29/619,816
- (22) Filed: Oct. 2, 2017

(58) Field of Classification Search

USPC D14/485–495 CPC G06F 3/048; G06F 3/0481; G06F 3/04817; G06F 3/0482; G06F 3/0483; G06F 3/04842; G06F 3/0485; G06F 3/04855; G06F 3/0486; G06F 3/0488; G06F 3/04886; G06F 9/4443; G06F 17/211; G06F 17/212

See application file for complete search history.

(56) References Cited

U.S. PATENT DOCUMENTS

| 5,511,108 | A | 4/1996 | Severt | |
|-----------|--------------|---------|-----------|---------|
| 6,064,372 | \mathbf{A} | 5/2000 | Kahkoska | |
| 6,140,811 | \mathbf{A} | 10/2000 | Little | |
| 6,218,824 | B1 | 4/2001 | Oldstead | |
| 6,300,923 | B1 | 10/2001 | Havel | |
| D486,499 | S * | 2/2004 | Hayashi | D14/486 |
| D506,472 | S * | 6/2005 | Tyner, Jr | D14/486 |
| 6,927,564 | B2 | 8/2005 | Arnoux | |

| 6,985,819 | B2 | 1/2006 | Lipscomb | |
|--------------|---------------|---------|----------|---------|
| D551,674 | S * | 9/2007 | Harvey | D14/485 |
| D552,118 | S * | 10/2007 | Jung | D14/486 |
| D552,119 | S * | 10/2007 | Wang | D14/486 |
| D553,632 | S * | 10/2007 | Harvey | D14/486 |
| 7,298,828 | B2 | 11/2007 | Lysaght | |
| D565,057 | S * | 3/2008 | Yamazaki | D14/486 |
| 7,468,602 | B2 | 12/2008 | Sleeman | |
| D615,549 | S * | 5/2010 | Caine | D14/486 |
| 7,746,092 | B2 | 6/2010 | Li | |
| 8,456,152 | B2 | 6/2013 | Garland | |
| 8,732,604 | B2 | 5/2014 | Okamoto | |
| D707,699 | S * | 6/2014 | Linden | D14/247 |
| D714,817 | S * | 10/2014 | Lee | D14/486 |
| D715,816 | S * | 10/2014 | Jou | D14/486 |
| D735,736 | S * | 8/2015 | Lee | D14/486 |
| 9,176,187 | B2 | 11/2015 | Yeh | |
| D766,323 | S * | 9/2016 | Eya1 | D14/491 |
| D777,742 | S * | 1/2017 | Zurn | D14/486 |
| D785,018 | S * | 4/2017 | Lee | D14/486 |
| D801,363 | S * | 10/2017 | Perez | D14/486 |
| 2013/0239709 | $\mathbf{A}1$ | 9/2013 | Dolleris | |
| 2014/0266155 | $\mathbf{A}1$ | 9/2014 | Cabot | |
| 2016/0161560 | $\mathbf{A}1$ | 6/2016 | Barden | |
| 2016/0266169 | A1 | 9/2016 | Garland | |
| 2016/0305978 | A1 | | Epperson | |
| | | | 1 1 | |

OTHER PUBLICATIONS

Australian Design Examination Report No. 1 for Application No. 201811882 dated Jul. 23, 2018, 14 pages.


Australian Design No. 201811298 which was published on the website http://pericles.ipaustralia.gov.au/adds2/adds.adds_details.paint_details?p_design_id=201811298, with a priority date of Sep. 5, 2017.

Australian Design No. 201813141 which was published on the website http://pericles.ipaustralia.gov.au/adds2/adds.adds_details.paint_details?p_design_id=201813141, with a priority date of Sep. 5, 2017.

Australian Design No. 201813144 which was published on the website http://pericles.ipaustralia.gov.au/adds2/adds.adds_details.paint_details?p_design_id=201813144, with a priority date of Sep. 5, 2017.

Australian Design No. 201813145 which was published on the website http://pericles.ipaustralia.gov.au/adds2/adds.adds_details.paint_details?p_design_id=201813145, with a priority date of Sep. 5, 2017.

EECT900 Multi-probe Ultra in Snap-on flyer which was published on the website https://www.youtube.com/watch?v=rSJdg16wDrs, (at rest at 2.44, in active state at 0.26 and 2.44), on Jan. 6, 2017.



Snap-on Multi EECT900 Multi-Probe which was published on the website https://www.youtube.com/watch?v=wbSK8aIVpM8, (at rest at 0.13, in active state at 0.56), on Nov. 4, 2016.

Snap-On Multi-Probe Ultra Circuit Tester EECT900 which was published on the website https://www.youtube.com/watch?v=c-XYyv5zRDs, (in transition at 2.47, in active state at 0.02), on Apr. 4, 2017.

Snap-On Multi-Probe Ultra Circuit Tester EECT900 which was published on the website https://www.youtube.com/watch?v=aogRFUpzjes&feature=share, (at rest at 0.04, in active state at 1.26), on Apr. 9, 2017.

Taiwan Office Action for Application No. 107300852 dated Aug. 6, 2018, 4 pages.

Canadian Design Examination Report for Application No. 179283, dated Dec. 17, 2018, 2 pages.

Canadian Examination Subsequent Report for Application No. 179283 dated Apr. 5, 2019, 1 page.

* cited by examiner

Primary Examiner — Jack Reickel (74) Attorney, Agent, or Firm — Seyfarth Shaw LLP

(57) CLAIM

The ornamental design for a multiprobe circuit tester display with graphical user interface, as shown and described.

DESCRIPTION

- FIG. 1 is a front view of a multiprobe circuit tester display with an animated graphical user interface illustrating a first image in each of first and second sequences;
- FIG. 2 is a front view of the multiprobe circuit tester display with the animated graphical user interface of FIG. 1 illustrating a second image in each of the first and second sequences;
- FIG. 3 is a front view of the multiprobe circuit tester display with the animated graphical user interface of FIG. 1 illustrating a third image in each of the first and second sequences;
- FIG. 4 is a front view of the multiprobe circuit tester display with the animated graphical user interface of FIG. 1 illustrating a fourth image in each of the first and second sequences;
- FIG. 5 is a front view of the multiprobe circuit tester display with the animated graphical user interface of FIG. 1 illustrating a fifth image in the first sequence;
- FIG. 6 is a front view of the multiprobe circuit tester display with the animated graphical user interface of FIG. 1 illustrating a fifth image in the second sequence;
- FIG. 7 is a front view of a multiprobe circuit tester display with an animated graphical user interface illustrating a first image in each of third and fourth sequences;
- FIG. 8 is a front view of the multiprobe circuit tester display with the animated graphical user interface of FIG. 7 illustrating a second image in each of the third and fourth sequences;
- FIG. 9 is a front view of the multiprobe circuit tester display with the animated graphical user interface of FIG. 7 illustrating a third image in each of the third and four sequences; FIG. 10 is a front view of the multiprobe circuit tester display with the animated graphical user interface of FIG. 7 illustrating a fourth image in each of the third and fourth sequences;

- FIG. 11 is a front view of the multiprobe circuit tester display with the animated graphical user interface of FIG. 7 illustrating a fifth image in each of the third and fourth sequences;
- FIG. 12 is a front view of the multiprobe circuit tester display with the animated graphical user interface of FIG. 7 illustrating a sixth image in the third sequence;
- FIG. 13 is a front view of the multiprobe circuit tester display with the animated graphical user interface of FIG. 7 illustrating a sixth image in the fourth sequence;
- FIG. 14 is a front view of a multiprobe circuit tester display with an animated graphical user interface illustrating a first image in each of fifth and sixth sequences;
- FIG. 15 is a front view of the multiprobe circuit tester display with the animated graphical user interface of FIG. 14 illustrating a second image in each of the fifth and sixth sequences;
- FIG. 16 is a front view of the multiprobe circuit tester display with the animated graphical user interface of FIG. 14 illustrating a third image in each of the fifth and sixth sequences;
- FIG. 17 is a front view of the multiprobe circuit tester display with the animated graphical user interface of FIG. 14 illustrating a fourth image in each of the fifth and sixth sequences;
- FIG. 18 is a front view of the multiprobe circuit tester display with the animated graphical user interface of FIG. 14 illustrating a fifth image in each of the fifth and sixth sequences;
- FIG. 19 is a front view of the multiprobe circuit tester display with the animated graphical user interface of FIG. 14 illustrating a sixth image in the fifth sequence; and,
- FIG. 20 is a front view of the multiprobe circuit tester display with the animated graphical user interface of FIG. 14 illustrating a sixth image in the sixth sequence.

The broken line showing of a multiprobe circuit tester display with graphical user interface is included for the purpose of illustrating portions of the article and form no part of the claimed design.

The appearance of the animated images sequentially transitions between the images shown in FIGS. 1-5. The process or period in which one transitions to another forms no part of the claimed design.

The appearance of the animated images sequentially transitions between the images shown in FIGS. **1-4** and **6**. The process or period in which one transitions to another forms no part of the claimed design.


The appearance of the animated images sequentially transitions between the images shown in FIGS. 7-12. The process or period in which one transitions to another forms no part of the claimed design.


The appearance of the animated images sequentially transitions between the images shown in FIGS. **7-11** and **13**. The process or period in which one transitions to another forms no part of the claimed design.

The appearance of the animated images sequentially transitions between the images shown in FIGS. **14-19**. The process or period in which one transitions to another forms no part of the claimed design.

The appearance of the animated images sequentially transitions between the images shown in FIGS. 14-18 and 20. The process or period in which one transitions to another forms no part of the claimed design.

1 Claim, 7 Drawing Sheets








FIG. 3




FIG. 4




FIG. 5





FIG. 6






FIG. 8




FIG. 9




FIG. 10




FIG. 11




FIG. 12




FIG. 13




FIG. 14





FIG. 15






FIG. 17




FIG. 18




FIG. 19




FIG. 20