



US00D860419S

(12) **United States Design Patent** (10) **Patent No.:** **US D860,419 S**
Kosugi et al. (45) **Date of Patent:** **** Sep. 17, 2019**

(54) **ELECTRIC FURNACE FOR SUBSTRATE PROCESSING APPARATUS**

2011/0249960 A1* 10/2011 Poole F27B 5/04
392/408
2012/0260857 A1* 10/2012 Takahashi H01L 21/67017
118/725
2013/0062333 A1* 3/2013 Emami H01L 21/67109
219/438

(71) Applicant: **KOKUSAI ELECTRIC CORPORATION**, Tokyo (JP)

(Continued)

(72) Inventors: **Tetsuya Kosugi**, Toyama (JP); **Hitoshi Murata**, Toyama (JP); **Masaaki Ueno**, Toyama (JP)

FOREIGN PATENT DOCUMENTS

(73) Assignee: **KOKUSAI ELECTRIC CORPORATION**, Tokyo (JP)

JP 1582475 S 7/2017

(**) Term: **15 Years**

Primary Examiner — T Chase Nelson

Assistant Examiner — Ania Aman

(21) Appl. No.: **29/656,364**

(74) *Attorney, Agent, or Firm* — Fitch, Even, Tabin & Flannery, LLP

(22) Filed: **Jul. 12, 2018**

(57) **CLAIM**

The ornamental design for an electric furnace for substrate processing apparatus, as shown and described.

(30) **Foreign Application Priority Data**

DESCRIPTION

Feb. 27, 2018 (JP) 2018-004005

(51) **LOC (12) Cl.** **23-03**

(52) **U.S. Cl.**
USPC **D23/329**

(58) **Field of Classification Search**
USPC D23/314, 318, 319, 323, 329, 341;
D13/112, 179; D15/144, 144.1, 144.2
CPC H01L 21/67109; H01L 21/67098; H01L
21/324

See application file for complete search history.

(56) **References Cited**

U.S. PATENT DOCUMENTS

D383,525 S * 9/1997 Purcell D23/315
D754,066 S * 4/2016 Yamada D13/112
D766,828 S * 9/2016 Yamada D13/112
D768,079 S * 10/2016 Yamada D13/112
D790,048 S * 6/2017 Emami D23/329
D823,363 S * 7/2018 Takewaki D15/144.1
D824,440 S * 7/2018 Takewaki D15/144.1

FIG. 1 is a front, bottom and left side perspective view of an electric furnace for substrate processing apparatus showing our new design;

FIG. 2 is a front elevational view thereof;

FIG. 3 is a right side elevational view thereof;

FIG. 4 is a left side elevational view thereof;

FIG. 5 is a rear elevational view thereof;

FIG. 6 is a top plan view thereof;

FIG. 7 is a bottom plan view thereof.


FIG. 8 is a cross-sectional view take along line 8-8 in FIG. 2 thereof; and,

FIG. 9 is an enlarged portion view taken along line 9-9 in FIG. 2.

The dashed-dot-dashed lines represent the boundary lines of the claimed design.

The broken lines shown in the drawings represent portions of the electric furnace for substrate processing apparatus that form no part of the claimed design.

1 Claim, 8 Drawing Sheets



(56)

References Cited

U.S. PATENT DOCUMENTS

2013/0094840 A1* 4/2013 Seitz F24H 1/202
392/449
2013/0192522 A1* 8/2013 Erickson H01L 31/18
118/666
2014/0178057 A1* 6/2014 Hayden H05B 3/16
392/480
2017/0074545 A1* 3/2017 Klein F24H 1/102
2017/0356310 A1* 12/2017 Powell F01K 23/065
2018/0038649 A1* 2/2018 Peck F27B 9/068
2018/0337027 A1* 11/2018 L'Heureux H01L 21/67109

* cited by examiner




FIG. 1




FIG. 2




FIG. 3




FIG. 4



FIG. 5




FIG. 6




FIG. 7




FIG. 8




FIG. 9