



US00D859332S

(12) **United States Design Patent**  
**Yamaki et al.**

(10) **Patent No.:** **US D859,332 S**

(45) **Date of Patent:** **\*\* \*Sep. 10, 2019**

(54) **ELASTIC MEMBRANE FOR SEMICONDUCTOR WAFER POLISHING**

FOREIGN PATENT DOCUMENTS

(71) Applicant: **EBARA CORPORATION**, Tokyo (JP)

JP D1420846 S 8/2014  
JP D1421157 S 8/2014

(Continued)

(72) Inventors: **Satoru Yamaki**, Tokyo (JP); **Makoto Fukushima**, Tokyo (JP); **Keisuke Namiki**, Tokyo (JP); **Osamu Nabeya**, Tokyo (JP); **Shingo Togashi**, Tokyo (JP); **Tomoko Owada**, Tokyo (JP)

*Primary Examiner* — Selina Sikder

(74) *Attorney, Agent, or Firm* — Pearne & Gordon LLP

(73) Assignee: **EBARA CORPORATION**, Tokyo (JP)

(57) **CLAIM**

The ornamental design for an elastic membrane for semiconductor wafer polishing, as shown and described.

(\*) Notice: This patent is subject to a terminal disclaimer.

**DESCRIPTION**

(\*\*) Term: **15 Years**

(21) Appl. No.: **29/630,484**

(22) Filed: **Dec. 21, 2017**

(30) **Foreign Application Priority Data**

Jun. 29, 2017 (JP) ..... 2017-013970  
Jun. 29, 2017 (JP) ..... 2017-013971

(51) **LOC (12) Cl.** ..... **13-03**

(52) **U.S. Cl.**  
USPC ..... **D13/182**

(58) **Field of Classification Search**  
USPC ..... D13/182; 451/66, 288, 289  
CPC ..... B24B 37/30; B24B 41/061; B24B 49/16  
See application file for complete search history.

(56) **References Cited**


U.S. PATENT DOCUMENTS

6,659,850 B2 \* 12/2003 Korovin ..... B24B 37/30  
451/286  
7,357,699 B2 \* 4/2008 Togawa ..... B24B 37/30  
451/288  
D633,452 S \* 3/2011 Namiki ..... D13/182

(Continued)

FIG. 1 is a top perspective view a first embodiment of an elastic membrane for semiconductor wafer polishing showing our new design;  
FIG. 2 is a bottom perspective view thereof;  
FIG. 3 is a top plan view thereof;  
FIG. 4 is a bottom view thereof;  
FIG. 5 is a front view thereof;  
FIG. 6 is a side view thereof;  
FIG. 7 is a cross sectional view taken along section line 7-7 in FIG. 3 thereof;  
FIG. 8 is an enlarged portion view of section 8 in FIG. 7 thereof;  
FIG. 9 is a top perspective view a second embodiment of an elastic membrane for semiconductor wafer polishing showing our new design;  
FIG. 10 is a bottom perspective view thereof;  
FIG. 11 is a top plan view thereof;  
FIG. 12 is a bottom view thereof;  
FIG. 13 is a front view thereof;  
FIG. 14 is a side view thereof;  
FIG. 15 is a cross sectional view taken along section line 15-15 in FIG. 11 thereof; and,  
FIG. 16 is an enlarged portion view of section 16 in FIG. 15 thereof.

**1 Claim, 8 Drawing Sheets**



(56)

**References Cited**

U.S. PATENT DOCUMENTS

8,469,776 B2 \* 6/2013 Zuniga ..... B24B 37/30  
428/119  
8,859,070 B2 \* 10/2014 Yasuda ..... B32B 3/08  
428/201  
D769,200 S 10/2016 Fukushima et al.  
D825,505 S \* 8/2018 Hanson ..... D13/182  
D837,755 S \* 1/2019 Riker ..... D13/182  
D839,224 S \* 1/2019 Yamaki ..... D13/182  
2013/0316628 A1 \* 11/2013 Jang ..... B24B 37/30  
451/398

FOREIGN PATENT DOCUMENTS

JP D1422692 S 9/2014  
TW D146490 S1 4/2012

\* cited by examiner

FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 6




FIG. 7




FIG. 8




FIG. 9




FIG. 10




FIG. 11




FIG. 12






FIG. 13




FIG. 14




FIG. 15




FIG. 16

