



US00D856947S

(12) **United States Design Patent** (10) **Patent No.:** **US D856,947 S**  
**Nii** (45) **Date of Patent:** **\*\* Aug. 20, 2019**

(54) **SEMICONDUCTOR DEVICE**

(71) Applicant: **ROHM CO., LTD.**, Kyoto-shi, Kyoto (JP)

(72) Inventor: **Akinori Nii**, Kyoto (JP)

(73) Assignee: **ROHM CO., LTD.**, Kyoto (JP)

(\*\*) Term: **15 Years**

(21) Appl. No.: **29/644,401**

(22) Filed: **Apr. 17, 2018**

(30) **Foreign Application Priority Data**

Oct. 19, 2017 (JP) ..... 2017-023165

(51) **LOC (12) Cl.** ..... **13-03**

(52) **U.S. Cl.**  
USPC ..... **D13/182**

(58) **Field of Classification Search**  
USPC ..... D13/182  
CPC ..... H01L 21/00; H01L 21/02433; H01L 2224/42; H01L 2224/43; H01L 2021/00; H01L 2021/02; H01L 2021/04; H01L 21/4814; H01L 21/4846; H01L 21/4871; H01L 21/67144; H01L 23/12; H01L 23/13; H01L 23/14; H01L 23/147; H01L 2924/171; H01L 2924/1711; H01L 2924/1715; H01L 2924/17151; H01L 2924/181; H01L 2924/1811; H01L 2924/1815; H01L 2924/19042; H01L 2924/1905; H01L 2224/08054; H01L 23/58; H05B 41/14; H02B 6/4201; G02B 6/4256; G02B 6/4257; G02B 6/4261; G02B 6/4262; G02B 6/42; G02B 6/4281; H05K 1/14; H05K 1/141; H05K 1/142; H05K 1/144; H05K 1/18; H05K 1/181; H05K 1/182; H05K 1/026; H05K 1/0228; H05K 1/0245; H05K 1/0236; H05K 1/0263

See application file for complete search history.

(56) **References Cited**

U.S. PATENT DOCUMENTS

3,602,846	A *	8/1971	Hauser	.....	H03H 7/34 174/528
3,762,039	A *	10/1973	Douglass	.....	B29C 70/72 174/522
3,825,876	A *	7/1974	Damon	.....	H05K 7/1046 174/535
3,846,734	A *	11/1974	Pauza	.....	H05K 7/1076 439/70
D259,559	S *	6/1981	Mochizuki	.....	D13/182
4,663,833	A *	5/1987	Tanaka	.....	G11C 16/18 257/667
6,177,718	B1 *	1/2001	Kozono	.....	H01L 21/565 257/666
D473,199	S *	4/2003	Sako	.....	D13/182
D480,371	S *	10/2003	Sako	.....	D13/182
D489,338	S *	5/2004	Seddon	.....	D13/182

(Continued)

*Primary Examiner* — Elizabeth J Oswecki

(74) *Attorney, Agent, or Firm* — Hamre, Schumann, Mueller & Larson, P.C.



(57) **CLAIM**

The ornamental design for a semiconductor device, as shown and described.

**DESCRIPTION**

FIG. 1 is a perspective view of a semiconductor device showing my new design;  
FIG. 2 is a front view thereof, the rear view being a mirror image of FIG. 2;  
FIG. 3 is a top plan view thereof;  
FIG. 4 is a bottom plan view thereof;  
FIG. 5 is a right side view thereof; and,  
FIG. 6 is a left side view thereof.  
The broken lines illustrate portions of the semiconductor device and form no part of the claimed design.

**1 Claim, 6 Drawing Sheets**



(56)

**References Cited**

U.S. PATENT DOCUMENTS

D508,682 S \* 8/2005 Yamada ..... D13/182  
D521,952 S \* 5/2006 Yamada ..... D13/182  
7,170,150 B2 \* 1/2007 Lee ..... H01L 23/3107  
257/666  
D539,761 S \* 4/2007 Takahashi ..... D13/182  
D548,202 S \* 8/2007 Takahashi ..... D13/182  
D548,203 S \* 8/2007 Takahashi ..... D13/182  
D674,760 S \* 1/2013 Mochizuki ..... D13/182  
D721,047 S \* 1/2015 Vinciarelli ..... D13/182  
D752,000 S \* 3/2016 Vinciarelli ..... D13/182  
D770,994 S \* 11/2016 Hasegawa ..... D13/182  
D772,182 S \* 11/2016 Hasegawa ..... D13/182  
D777,124 S \* 1/2017 Hasegawa ..... D13/182  
D783,550 S \* 4/2017 Hasegawa ..... D13/182  
D822,627 S \* 7/2018 Nasu ..... D13/182  
D822,628 S \* 7/2018 Nasu ..... D13/182  
D823,270 S \* 7/2018 Nasu ..... D13/182  
2003/0042584 A1 \* 3/2003 Yamaguchi ..... H01L 21/50  
257/666

\* cited by examiner

FIG.1




FIG.2



FIG.3




FIG.4




FIG.5




FIG.6

