



US00D853342S

(12) **United States Design Patent** (10) **Patent No.:** **US D853,342 S**
Auer et al. (45) **Date of Patent:** **** Jul. 9, 2019**

(54) **HIGH-PERFORMANCE SEMICONDUCTOR MODULE**

(71) Applicant: **Infineon Technologies AG**, Neubiberg (DE)

(72) Inventors: **Thomas Auer**, Warstein (DE); **Andras Bertalan**, Warstein-Allagen (DE); **Jens Krugmann**, Paderborn (DE); **Christoph Messelke**, Arnsberg (DE)

(73) Assignee: **Infineon Technologies AG**, Neubiberg (DE)

(**) Term: **15 Years**

(21) Appl. No.: **29/615,042**

(22) Filed: **Aug. 25, 2017**

(30) **Foreign Application Priority Data**

Feb. 28, 2017 (EM) 003772235-0003

(51) **LOC (11) Cl.** **13-03**

(52) **U.S. Cl.**
USPC **D13/182**

(58) **Field of Classification Search**
USPC D13/182; 257/678, 684, 690, 691; 361/679.01, 713, 728, 736, 760, 761, 772, 361/775, 783, 820; 174/250, 253; 438/15, 25, 26, 51, 55, 63, 64, 106
CPC . H01L 21/00; H01L 2224/42; H01L 2224/43; H01L 2021/00; H01L 2021/02; H01L 2021/04; H01L 21/4814; H01L 21/4846; H01L 21/4871; H01L 21/67144; H01L 2924/171; H01L 2924/1711; H01L 2924/1715; H01L 2924/17151; H01L 2924/181; H01L 2924/1811; H01L 2924/1815; H01L 2924/19042; H01L 2924/1905; H01L 2224/08054; H01L 23/58; H01L 23/02; H01L 23/13; H01L 23/14; H01L 23/147; H05B 41/14; H02B

6/4201; G02B 6/4256; G02B 6/4257; G02B 6/4261; G02B 6/4262; G02B 6/428; G02B 6/4281; H05K 1/14; H05K 1/141; H05K 1/142; H05K 1/144; H05K 1/18; H05K 1/181; H05K 1/182; H05K 1/026

See application file for complete search history.

(56) **References Cited**

U.S. PATENT DOCUMENTS

D587,662 S *	3/2009	Soutome	D13/182
D589,012 S *	3/2009	Soyano	D13/182
D606,951 S *	12/2009	Soyano	D13/182
D648,290 S *	11/2011	Mori	D13/182
D653,634 S *	2/2012	Soyano	D13/182
D712,853 S *	9/2014	Nakamura	D13/182
D721,048 S *	1/2015	Nakamura	D13/182

(Continued)

Primary Examiner — Elizabeth J Oswecki

(74) *Attorney, Agent, or Firm* — Murphy, Bilak & Homiller, PLLC

(57) **CLAIM**

The ornamental design for a high-performance semiconductor module, as shown and described.

DESCRIPTION

FIG. 1 is a top, front and right side perspective view of a high-performance semiconductor module showing our new design;

FIG. 2 is a bottom plan view thereof;

FIG. 3 is a front side elevational view thereof;



FIG. 4 is a right side elevational view thereof; and,

FIG. 5 is a top plan view thereof.

The broken line portions of the figure drawings are included to show portions of the article that form no part of the claimed design.

All surfaces not shown form no part of the claimed design.

1 Claim, 5 Drawing Sheets



(56)

References Cited

U.S. PATENT DOCUMENTS

D721,340	S *	1/2015	Nakamura	D13/182
D748,595	S *	2/2016	Bertalan	D13/182
D754,084	S *	4/2016	Kawase	D13/182
D762,185	S *	7/2016	Muehlensiep	D13/182
D762,597	S *	8/2016	Bertalan	D13/182
D766,851	S *	9/2016	Yoneyama	D13/182
D767,516	S *	9/2016	Yoneyama	D13/182
D772,184	S *	11/2016	Soyano	D13/182
D773,412	S *	12/2016	Yoneyama	D13/182
D774,479	S *	12/2016	Soyano	D13/182
D775,091	S *	12/2016	Edenharter	D13/182
D775,593	S *	1/2017	Edenharter	D13/182
D776,071	S *	1/2017	Edenharter	D13/182
D785,577	S *	5/2017	Kawase	D13/182
D798,832	S *	10/2017	Hayashida	D13/182
D799,439	S *	10/2017	Hayashiguchi	D13/182
D814,431	S *	4/2018	Matsumoto	D13/182
D814,433	S *	4/2018	Soyano	D13/182
2001/0038143	A1 *	11/2001	Sonobe	H01L 24/49 257/690
2011/0044012	A1 *	2/2011	Matsumoto	H01R 4/04 361/728

* cited by examiner




FIG. 1




FIG. 2




FIG. 3



FIG. 4




FIG. 5