



US00D845368S

(12) **United States Design Patent** (10) **Patent No.:** **US D845,368 S**  
**Walker** (45) **Date of Patent:** **\*\* Apr. 9, 2019**

- (54) **SPOKED SOLDER PAD**
- (71) Applicant: **Myron Walker**, Redmond, WA (US)
- (72) Inventor: **Myron Walker**, Redmond, WA (US)
- (\*\*) Term: **15 Years**
- (21) Appl. No.: **29/636,907**
- (22) Filed: **Feb. 12, 2018**

2009/0091025 A1 4/2009 Wong et al.  
 2009/0211087 A1 6/2009 Oggioni et al.  
 2011/0067911 A1 3/2011 Ishikawa et al.  
 2013/0323526 A1 12/2013 Hasin et al.

**FOREIGN PATENT DOCUMENTS**

JP S61102089 A 5/1986  
 JP H09107173 A 4/1997

\* cited by examiner

*Primary Examiner* — Antoine Duval Davis  
 (74) *Attorney, Agent, or Firm* — AEON Law; Adam L. K. Philipp; David V. H. Cohen

**Related U.S. Application Data**

- (62) Division of application No. 29/512,592, filed on Dec. 19, 2014, now Pat. No. Des. 816,135.
- (51) **LOC (11) Cl.** ..... **15-09**
- (52) **U.S. Cl.**  
USPC ..... **D15/144**
- (58) **Field of Classification Search**  
USPC ..... D10/46, 75; D14/435, 436, 437, 438;  
D15/144, 144.1, 144.2  
CPC ..... H01L 24/05; H01L 2224/05555; H01L  
2224/05557; H01L 2224/05551; H01L  
2224/05563; H05K 1/181; H05K 1/111  
See application file for complete search history.

(57) **CLAIM**

The ornamental design for a spoked solder pad, as shown and described.

**DESCRIPTION**


FIG. 1 is a top plan view of my new design for a solder pad. FIG. 2 is a top plan view of the solder pad of FIG. 1 with illustrative radial axes drawn. FIG. 3 is a top plan view of the solder pad of FIG. 1 with illustrative adjacent circuit board traces and vias. FIG. 4 is a perspective view of the solder pad of FIG. 1 on an illustrative integrated circuit package; and, FIG. 5 is a perspective view of the solder pad of FIG. 1 on an illustrative circuit board. Broken line illustrations of environmental structure in the drawings, including the radial axes in FIG. 2, circuit board traces and vias in FIG. 3, integrated circuit package outlines in FIG. 4, and circuit board outlines in FIG. 5, are provided for illustrative purposes only and form no part of the claimed design.


(56) **References Cited**

**U.S. PATENT DOCUMENTS**


5,900,674	A	5/1999	Wojnarowski et al.	
6,054,563	A	4/2000	Alas et al.	
D571,810	S *	6/2008	Ikeda	D14/437
7,902,666	B1	3/2011	Hsu et al.	
D701,864	S *	4/2014	Lepp	D14/436
D702,240	S *	4/2014	Lepp	D14/436
D702,241	S *	4/2014	Lepp	D14/436
2002/0071642	A1	6/2002	Nakata	
2002/0092672	A1	7/2002	Primavera	
2003/0057515	A1	3/2003	Fillion et al.	
2004/0020972	A1	2/2004	Miyajima	
2007/0126030	A1	6/2007	Ito	

**1 Claim, 5 Drawing Sheets**






**FIG. 1**



**FIG. 2**



**FIG. 3**




FIG. 4




FIG. 5