

US00D827588S

(12) **United States Design Patent**  
**Sakai et al.**

(10) **Patent No.:** **US D827,588 S**  
(45) **Date of Patent:** **\*\* Sep. 4, 2018**

(54) **CHIP CONNECTOR**

(71) Applicant: **Sony Corporation**, Tokyo (JP)

(72) Inventors: **Yoshitsugu Sakai**, Kanagawa (JP);  
**Masaaki Abe**, Kanagawa (JP); **Ichiro Fujii**, Chiba (JP)

(73) Assignee: **SONY CORPORATION**, Tokyo (JP)

(\*\*) Term: **15 Years**

(21) Appl. No.: **29/589,012**

(22) Filed: **Dec. 27, 2016**

(51) **LOC (11) Cl.** ..... **13-03**

(52) **U.S. Cl.**  
USPC ..... **D13/179**

(58) **Field of Classification Search**  
USPC ..... D13/179, 145, 184  
CPC . F28D 15/0275; F28D 21/0003; F02M 26/32;  
F28F 1/025; F28F 3/022; F28F 21/00;  
H01L 23/3677; H01L 23/4334  
See application file for complete search history.

(56) **References Cited**

**U.S. PATENT DOCUMENTS**

- 4,171,559 A \* 10/1979 Vyse ..... F16L 37/56  
137/271
- D295,282 S \* 4/1988 Moore ..... D13/179
- 4,951,709 A \* 8/1990 Kirkham ..... F15B 13/081  
137/269
- 5,640,995 A \* 6/1997 Packard ..... F15C 5/00  
137/597
- D404,721 S \* 1/1999 Tennefoss ..... D13/184
- D412,699 S \* 8/1999 Lee ..... D13/145
- D425,890 S 5/2000 Kataoka
- 6,209,928 B1 \* 4/2001 Benett ..... F16L 37/025  
285/124.1
- D463,403 S 9/2002 Hisatsune
- 6,548,895 B1 \* 4/2003 Benavides ..... H01L 23/4334  
137/594
- D478,558 S \* 8/2003 Sparks ..... D13/184

- D512,691 S 12/2005 Hisatsune
  - 7,004,198 B1 \* 2/2006 Okandan ..... B01L 3/565  
137/554
  - 7,017,792 B2 \* 3/2006 Hidaka ..... B23K 20/1265  
228/112.1
  - D550,213 S 9/2007 Hakoda
  - D563,324 S \* 3/2008 Schnackenberg ..... D13/158
  - D574,338 S \* 8/2008 Karlicek ..... D13/179
  - 7,694,854 B2 \* 4/2010 Jeter ..... B05C 11/1042  
137/561 A
  - D630,591 S \* 1/2011 Garcia De Vicuna ..... D13/152
  - D694,721 S \* 12/2013 Peng ..... D13/179
- (Continued)

**OTHER PUBLICATIONS**

IOPScience, "A simple add-on microfluidic appliance for accurately sorting small populations of cells with high fidelity", Published Oct. 9, 2013. (<http://iopscience.iop.org/article/10.1088/0960-1317/23/11/117003>).\*

*Primary Examiner* — Jennifer Rivard

*Assistant Examiner* — April Rivas

(74) *Attorney, Agent, or Firm* — Michael Best and Friedrich LLP

(57) **CLAIM**

The ornamental design for a chip connector, as shown and described.

**DESCRIPTION**


FIG. 1 is a perspective view of a chip connector showing our new design;

FIG. 2 is a front elevational view thereof; and,

FIG. 3 is an enlarged partial front elevational view cut along the line 3-3 of FIG. 2.

The broken lines illustrating chip connector portions are unclaimed portions thereof and form no part of the claimed design. The dot-dash broken lines define the boundaries of, but are not included in, the claimed design.

**1 Claim, 3 Drawing Sheets**



(56)

**References Cited**

U.S. PATENT DOCUMENTS

D722,574 S \* 2/2015 Mira ..... D13/179  
D729,750 S \* 5/2015 Chen ..... D13/179  
9,180,232 B2 \* 11/2015 Williams ..... A61M 1/0058  
D788,038 S \* 5/2017 Tateno ..... D13/129  
D798,252 S \* 9/2017 Vourkoutiotis ..... D13/184  
9,791,080 B2 \* 10/2017 Graham ..... B01L 3/563  
D802,543 S \* 11/2017 Hwang ..... D13/179  
2010/0252239 A1 \* 10/2010 Li ..... C25D 11/04  
165/104.26  
2013/0213449 A1 \* 8/2013 Parish ..... F25B 21/02  
136/205

\* cited by examiner

FIG.1




FIG.2




FIG.3

