

US00D822628S

(12) **United States Design Patent**
Nasu et al.

(10) **Patent No.:** **US D822,628 S**
(45) **Date of Patent:** **** Jul. 10, 2018**

(54) **SEMICONDUCTOR DEVICE**

(71) Applicant: **ROHM CO., LTD.**, Kyoto-shi, Kyoto (JP)

(72) Inventors: **Kentaro Nasu**, Kyoto (JP); **Kenji Nishida**, Kyoto (JP)

(73) Assignee: **ROHM CO., LTD.**, Kyoto (JP)

(**) Term: **15 Years**

(21) Appl. No.: **29/598,531**

(22) Filed: **Mar. 27, 2017**

(30) **Foreign Application Priority Data**

Jan. 31, 2017 (JP) 2017-001616

(51) **LOC (11) Cl.** **13-03**

(52) **U.S. Cl.**
USPC **D13/182**

(58) **Field of Classification Search**

USPC D13/182; 257/678, 684, 690, 691;
361/679.01, 713, 728, 736, 760, 761, 772,
361/775, 783, 820; 174/250, 253;
438/15, 25, 26, 51, 55, 63, 64, 106
CPC . H01L 21/00; H01L 2224/42; H01L 2224/43;
H01L 2021/00; H01L 2021/02; H01L
2021/04; H01L 21/4814; H01L 21/4846;
H01L 21/4871; H01L 21/67144; H01L
23/02; H01L 23/13; H01L 23/14; H01L
23/147; H01L 2924/171; H01L
2924/1711; H01L 2924/1715; H01L
2924/17151; H01L 2924/181; H01L
2924/1811; H01L 2924/1815; H01L
2924/19042; H01L 2924/1905; H01L
2224/08054; H01L 23/58; H05B 41/14;
H02B 6/4201; G02B 6/4256; G02B
6/4257; G02B 6/4261; G02B 6/4262;
G02B 6/428; G02B 6/4281; H05K 1/14;
H05K 1/141; H05K 1/142; H05K 1/144;
H05K 1/18; H05K 1/181; H05K 1/182;
H05K 1/026

See application file for complete search history.

(56) **References Cited**

U.S. PATENT DOCUMENTS

5,347,160	A *	9/1994	Sutrina	H01L 24/72 257/678
D389,808	S *	1/1998	Yamada	D13/182
D476,959	S *	7/2003	Yamada	D13/182
D598,380	S *	8/2009	Kuriki	D13/133
D648,290	S *	11/2011	Mori	D13/182
D721,047	S *	1/2015	Vinciarelli	D13/182
D739,363	S *	9/2015	Sharma	D13/182
D751,999	S *	3/2016	Sharma	D13/182

(Continued)

FOREIGN PATENT DOCUMENTS

JP 1152090 9/2002

Primary Examiner — Elizabeth J Oswecki

(74) *Attorney, Agent, or Firm* — Hamre, Schumann,
Mueller & Larson, P.C.


(57) **CLAIM**

The ornamental design for a semiconductor device, as shown and described.

DESCRIPTION

FIG. 1 is a perspective view of a semiconductor device showing our new design;
FIG. 2 is a front view thereof;
FIG. 3 is a rear view thereof;
FIG. 4 is a top plan view thereof;
FIG. 5 is a bottom plan view thereof;
FIG. 6 is a right side view thereof; and,
FIG. 7 is a left side view thereof.
The features shown in broken lines in the drawings depict portions of the article that form no part of the claimed design. The dash-dotted lines denote the boundary of the claim and form no part of the claimed design.

1 Claim, 5 Drawing Sheets



(56)

References Cited

U.S. PATENT DOCUMENTS

D752,000	S	*	3/2016	Vinciarelli	D13/182
D756,317	S	*	5/2016	Finn	D13/182
D762,185	S	*	7/2016	Muehlensiep	D13/182
D762,597	S	*	8/2016	Bertalan	D13/182
D767,516	S	*	9/2016	Yoneyama	D13/182
D768,115	S	*	10/2016	Kazanchian	D13/182
D772,184	S	*	11/2016	Soyano	D13/182
D774,479	S	*	12/2016	Soyano	D13/182
D798,832	S	*	10/2017	Hayashida	D13/182
D799,439	S	*	10/2017	Hayashiguchi	D13/182
D803,171	S	*	11/2017	Sharma	D13/182
D805,485	S	*	12/2017	Kawase	D13/182
D810,036	S	*	2/2018	Sawayanagi	D13/182
D810,706	S	*	2/2018	Soyano	D13/182

* cited by examiner




Fig.1

Fig.2




Fig.3




Fig.4




Fig.5




Fig.6




Fig.7

