



US00D798251S

(12) **United States Design Patent** (10) **Patent No.:** **US D798,251 S**
Li et al. (45) **Date of Patent:** **** Sep. 26, 2017**

(54) **PRINTED CIRCUIT BOARD OF SOLID-STATE MEMORY**
(71) Applicant: **Transcend Information, Inc.**, Taipei (TW)
(72) Inventors: **Tseng-Ho Li**, New Taipei (TW); **Chi-Yu Lin**, New Taipei (TW)
(73) Assignee: **Transcend Information, Inc.**, Taipei (TW)
(**) Term: **15 Years**
(21) Appl. No.: **29/583,515**
(22) Filed: **Nov. 7, 2016**
(51) **LOC (10) Cl.** **13-03**
(52) **U.S. Cl.**
USPC **D13/182**
(58) **Field of Classification Search**
USPC D13/182; 361/748, 752, 760, 761, 807, 361/749, 764, 736, 720, 722, 750, 762, 361/763, 751; 174/250, 253, 255, 68.1, 174/256, 257; 363/144, 147; 700/22; 318/567, 568.1
CPC H05K 3/284; H05K 3/30; H05K 3/301; H05K 3/303; H05K 1/18; H05K 1/181; H05K 1/182; H05K 1/183; H05K 1/185; H05K 1/00; H05K 1/02; H05K 1/0213; H05K 1/0284; H05K 1/0286; H05K 1/0287; H05K 1/11; H05K 1/189; H05K 7/1417; H05K 7/02; H05K 7/12; H05K 7/06; H05K 7/00; H05K 2201/05; H05K 2201/057; H05K 2201/09018; H01L 2924/14
See application file for complete search history.

(56) **References Cited**
U.S. PATENT DOCUMENTS
D427,159 S * 6/2000 Oba D13/182
D429,704 S * 8/2000 Kang D13/182

D432,096 S * 10/2000 Jeon D13/182
6,381,143 B1 * 4/2002 Nakamura B29C 65/08 235/492
6,410,355 B1 * 6/2002 Wallace G11C 5/04 257/678
D459,706 S * 7/2002 Ebihara D13/182
D465,772 S * 11/2002 Poulter D13/182
D466,093 S * 11/2002 Ebihara D13/182
D471,167 S * 3/2003 Ebihara D13/182
D525,213 S * 7/2006 Enderlein D13/182
7,094,633 B2 * 8/2006 Takiar G06K 19/077 257/E21.504
D529,031 S * 9/2006 Huang D13/182
D537,081 S * 2/2007 Takiar D14/436
D538,286 S * 3/2007 Takiar D14/436
D548,201 S * 8/2007 Jones D13/182
7,306,161 B2 * 12/2007 Takiar G06K 13/0825 235/441

(Continued)

Primary Examiner — Elizabeth J Oswecki
(74) *Attorney, Agent, or Firm* — CKC & Partners Co., Ltd.


(57) **CLAIM**

The ornamental design for a printed circuit board of solid-state memory, as shown and described.

DESCRIPTION

FIG. 1 is a top, front, right perspective view of a printed circuit board of solid-state memory showing our new design; FIG. 2 is a front elevational view thereof; FIG. 3 is a rear elevational view thereof; FIG. 4 is a left side elevational view thereof; FIG. 5 is a right side elevational view thereof; FIG. 6 is a top plan view thereof; and, FIG. 7 is a bottom plan view thereof. The broken lines represent portions of the structure that form no part of the claim.

1 Claim, 7 Drawing Sheets



(56)

References Cited

U.S. PATENT DOCUMENTS

7,307,848	B2 *	12/2007	Takiar	G06K 19/077 361/736
D601,978	S *	10/2009	Matsuba	D13/182
D605,613	S *	12/2009	Carter	D13/182
7,864,540	B2 *	1/2011	Takiar	G06K 19/04 361/736
D637,566	S *	5/2011	Cleghorn	D13/182
D669,478	S *	10/2012	Lepp	D14/436
D669,479	S *	10/2012	Lepp	D14/436
8,649,820	B2 *	2/2014	Schwandt	G06K 19/07732 455/557
D716,743	S *	11/2014	Hu	D13/182
D743,399	S *	11/2015	Frank	D14/435
D753,073	S *	4/2016	Sponring	D13/182
D757,666	S *	5/2016	Yokoo	D13/182
D764,424	S *	8/2016	Matsumoto	D13/182
D778,850	S *	2/2017	Matsumoto	D13/182
D778,851	S *	2/2017	Matsumoto	D13/182
D778,852	S *	2/2017	Matsumoto	D13/182
D787,456	S *	5/2017	Matsumoto	D13/182
D787,457	S *	5/2017	Matsumoto	D13/182

* cited by examiner




Fig. 1



Fig. 2




Fig. 3




Fig. 4




Fig. 5




Fig. 6




Fig. 7