



US00D789888S

(12) **United States Design Patent**  
**Jang et al.**

(10) **Patent No.:** **US D789,888 S**  
(45) **Date of Patent:** **\*\* Jun. 20, 2017**

(54) **ELECTRODE PLATE FOR SEMICONDUCTOR MANUFACTURING APPARATUS**

(71) Applicant: **ASM IP Holding B.V.**, Almere (NL)

(72) Inventors: **Hyun Soo Jang**, Daejeon (KR); **Jeong Ho Lee**, Seoul (KR); **Young Hoon Kim**, Cheonan-si (KR); **Jong Su Kim**, Cheonan-si (KR)

(73) Assignee: **ASM IP Holding B.V.**, Almere (NL)

(\*\*) Term: **15 Years**

(21) Appl. No.: **29/558,825**

(22) Filed: **Mar. 22, 2016**

(30) **Foreign Application Priority Data**

Jan. 8, 2016 (KR) ..... 30-2016-0000964

(51) **LOC (10) Cl.** ..... **13-01**

(52) **U.S. Cl.**  
USPC ..... **D13/121**

(58) **Field of Classification Search**  
USPC ..... D23/259–265, 268–269, 233, 209, 235;  
414/217, 935–941; D12/197; D13/182;  
D15/144, 144.1; 118/715  
CPC ..... C23C 16/505; C23C 16/4407; C23C  
16/4404; C23C 16/45565  
See application file for complete search history.

(56) **References Cited**

U.S. PATENT DOCUMENTS

D363,464 S \* 10/1995 Fukasawa ..... D13/182  
D411,516 S \* 6/1999 Imafuku ..... D13/182  
7,479,304 B2 \* 1/2009 Sun ..... C04B 41/009  
427/289

D609,652 S \* 2/2010 Nagasaka ..... D13/182  
D609,655 S \* 2/2010 Sugimoto ..... D13/182  
D665,055 S \* 8/2012 Yanagisawa ..... D23/261  
D699,199 S \* 2/2014 Kuwabara ..... D13/182  
D720,838 S \* 1/2015 Yamagishi ..... D23/261  
D724,701 S \* 3/2015 Yamagishi ..... D23/261  
D725,168 S \* 3/2015 Yamagishi ..... D15/199  
D726,884 S \* 4/2015 Yamagishi ..... D23/259  
D732,145 S \* 6/2015 Yamagishi ..... D23/259  
D732,644 S \* 6/2015 Yamagishi ..... D23/261  
D733,261 S \* 6/2015 Yamagishi ..... D23/259  
D733,843 S \* 7/2015 Yamagishi ..... D23/259  
D735,836 S \* 8/2015 Yamagishi ..... D23/259  
D746,955 S \* 1/2016 Corder ..... D23/261  
D753,269 S \* 4/2016 Yamagishi ..... D23/259

\* cited by examiner

*Primary Examiner* — Eric Goodman

*Assistant Examiner* — Amy Wierenga

(74) *Attorney, Agent, or Firm* — Knobbe, Martens, Olson & Bear, LLP

(57) **CLAIM**

The ornamental design for an electrode plate for a semiconductor manufacturing apparatus, as shown and described.

**DESCRIPTION**

FIG. 1 is a perspective view of an electrode plate for a semiconductor manufacturing apparatus.  
FIG. 2 is a front elevational view of the electrode plate.  
FIG. 3 is a rear elevational view of the electrode plate.  
FIG. 4 is a left side elevational view of the electrode plate.  
FIG. 5 is a right side elevational view of the electrode plate.  
FIG. 6 is a top plan view of the electrode plate.  
FIG. 7 is a bottom plan view of the electrode plate; and,  
FIG. 8 is a cross-sectional view taken along line 8-8 of FIG. 6.

**1 Claim, 6 Drawing Sheets**





FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 6






FIG. 7




FIG. 8

