



US00D772181S

(12) **United States Design Patent** (10) **Patent No.:** **US D772,181 S**
Lee et al. (45) **Date of Patent:** **** Nov. 22, 2016**

(54) **LIGHT EMITTING DIODE PACKAGE SUBSTRATE**

D684,549 S * 6/2013 Chu D13/180
8,581,284 B2 * 11/2013 Seko F21S 48/1154
257/100
D703,624 S * 4/2014 Andrews D13/180

(71) Applicant: **Genesis Photonics Inc.**, Tainan (TW)

(Continued)

(72) Inventors: **Hao-Chung Lee**, Tainan (TW);
Yu-Feng Lin, Tainan (TW); **Xun-Xain Zhan**, Tainan (TW)

FOREIGN PATENT DOCUMENTS

(73) Assignee: **Genesis Photonics Inc.**, Tainan (TW)

JP D1300883 5/2007
TW D109667 3/2006
TW D136583 8/2010

(**) Term: **14 Years**

OTHER PUBLICATIONS

(21) Appl. No.: **29/522,732**

“Office Action of Taiwan Counterpart Application”, issued on Aug. 18, 2015, p. 1-p. 3.

(22) Filed: **Apr. 2, 2015**

(51) **LOC (10) Cl.** **13-03**

Primary Examiner — Selina Sikder

(52) **U.S. Cl.**
USPC **D13/180**

(74) *Attorney, Agent, or Firm* — Jianq Chyun IP Office

(58) **Field of Classification Search**
USPC D13/180; D26/1
CPC . H01L 25/167; H01L 25/0753; H01L 27/15;
H01L 27/156; H01L 31/02; H01L 33/00;
H01L 33/04; H01L 33/08; H01L 33/10;
H01L 33/20; H01L 33/38; H01L 33/42;
H01L 33/48; H01L 33/62; H01L 33/483;
H01L 33/486; F21K 9/00; F21K 9/30;
F21K 9/54

(57) **CLAIM**
The ornamental design for a light emitting diode package substrate, as shown and described.

See application file for complete search history.

DESCRIPTION


(56) **References Cited**

U.S. PATENT DOCUMENTS

D522,466 S 6/2006 Sumitani
7,081,661 B2 * 7/2006 Takehara H01L 23/3121
257/433
D566,057 S * 4/2008 Edmond D13/180
7,812,363 B2 * 10/2010 Higashi F21S 48/1159
257/98
D650,343 S * 12/2011 Andrews D13/180
D658,139 S * 4/2012 Andrews D13/180
D660,257 S * 5/2012 Andrews D13/180
D673,125 S * 12/2012 Edmond D13/180

FIG. 1 is a perspective view of a first embodiment of a light emitting diode package substrate showing our new design; FIG. 2 is a front view thereof; FIG. 3 is a rear view thereof; FIG. 4 is a left side view thereof; FIG. 5 is a right side view thereof; FIG. 6 is top view thereof; FIG. 7 is a bottom view thereof; and, FIG. 8 is a perspective view thereof with a light emitting diode chip mounted. The broken lines are for the purpose of illustrating portions of the light emitting diode package substrate and the light emitting diode chips and form no part of the claimed design. The light shade lines on the surface portions indicate contour and not surface decoration.

1 Claim, 4 Drawing Sheets



(56)

References Cited

U.S. PATENT DOCUMENTS

8,735,914 B2 * 5/2014 Agatani H01L 25/0753
257/88
D711,841 S * 8/2014 Britt D13/180
8,827,495 B2 * 9/2014 Ishizaki H01L 25/0753
257/98
8,901,596 B2 * 12/2014 Huang H01L 33/486
257/99
D728,491 S * 5/2015 Nakabayashi D13/180
9,240,528 B2 * 1/2016 Bergmann H01L 33/50

D749,051 S * 2/2016 Clark D13/180
2006/0131600 A1 * 6/2006 Nakaoka G01J 1/04
257/99
2006/0220050 A1 * 10/2006 Higaki H01L 33/486
257/99
2009/0108281 A1 * 4/2009 Keller H01L 33/62
257/98
2011/0133217 A1 * 6/2011 Hakamata F21S 48/1109
257/88
2013/0322070 A1 * 12/2013 Clark H01L 33/58
362/235

* cited by examiner




FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 6




FIG. 7




FIG. 8