

US00D767516S

(12) **United States Design Patent** (10) **Patent No.:** **US D767,516 S**  
**Yoneyama et al.** (45) **Date of Patent:** **\*\* Sep. 27, 2016**

(54) **SEMICONDUCTOR DEVICE**  
(71) Applicant: **Mitsubishi Electric Corporation**,  
Tokyo (JP)  
(72) Inventors: **Rei Yoneyama**, Tokyo (JP); **Takehiro Araki**, Fukuoka (JP); **Akira Goto**, Fukuoka (JP); **Yoshitaka Kimura**, Tokyo (JP); **Akihiko Yamashita**, Hyogo (JP); **Mariko Ono**, Fukuoka (JP); **Ryo Goto**, Tokyo (JP)  
(73) Assignee: **Mitsubishi Electric Corporation**,  
Tokyo (JP)  
(\*\*) Term: **15 Years**  
(21) Appl. No.: **29/531,169**  
(22) Filed: **Jun. 23, 2015**

(30) **Foreign Application Priority Data**  
Feb. 4, 2015 (JP) ..... 2015-002060  
Feb. 4, 2015 (JP) ..... 2015-002062  
(51) **LOC (10) Cl.** ..... **13-03**  
(52) **U.S. Cl.**  
USPC ..... **D13/182**  
(58) **Field of Classification Search**  
USPC ..... D13/182  
CPC ..... H01L 21/00; H01L 21/02433; H01L 2224/42; H01L 2224/43; H01L 2021/00; H01L 2021/02; H01L 2021/04; H01L 21/4814; H01L 21/4846; H01L 21/67144; H01L 23/12; H01L 23/13; H01L 23/14; H01L 23/147; H01L 2924/171; H01L 2924/1711; H01L 2924/17151; H01L 2924/181; H01L 2924/1811; H01L 2924/1815; H01L 2924/1905; H01L 29/04; H01L 2224/08054; H05B 41/14; H02B 6/42; G02B 6/4256; G02B 6/4257; G02B 6/4261; G02B 6/4262; G02B 6/428; G02B 6/4281; H05K 1/14; H05K 1/141; H05K 1/142; H05K 1/144; H05K 1/18; H05K 1/181; H05K 1/182; H05K 23/58; H05K 1/026;

H05K 1/0228; H05K 1/0245; H05K 1/0236;  
H05K 1/0263  
See application file for complete search history.

(56) **References Cited**  
U.S. PATENT DOCUMENTS

D357,672	S *	4/1995	Terasawa	.....	D13/182
D396,450	S *	7/1998	Nishiura	.....	D13/182
D441,726	S *	5/2001	Sofue	.....	D13/182
6,521,983	B1 *	2/2003	Yoshimatsu	.....	H01L 25/072 257/678
D587,662	S *	3/2009	Soutome	.....	D13/182
D589,012	S *	3/2009	Soyano	.....	D13/182
D606,951	S *	12/2009	Soyano	.....	D13/182
D653,633	S *	2/2012	Soyano	.....	D13/182
D653,634	S *	2/2012	Soyano	.....	D13/182
D686,174	S *	7/2013	Soyano	.....	D13/182
D689,446	S *	9/2013	Soyano	.....	D13/180
D704,670	S *	5/2014	Chen	.....	D13/182
D704,671	S *	5/2014	Chen	.....	D13/182
D705,184	S *	5/2014	Takahashi	.....	D13/182
D710,317	S *	8/2014	Chen	.....	D13/182
D710,318	S *	8/2014	Chen	.....	D13/182
D710,319	S *	8/2014	Chen	.....	D13/182
D712,853	S *	9/2014	Nakamura	.....	D13/182

(Continued)


*Primary Examiner* — Elizabeth J Oswecki  
(74) *Attorney, Agent, or Firm* — Studebaker & Brackett PC

(57) **CLAIM**  
The ornamental design for a semiconductor device, as shown and described.

**DESCRIPTION**

FIG. 1 is a front, top and right side perspective view of a semiconductor device, showing our new design;  
FIG. 2 is a front view thereof;  
FIG. 3 is a rear view thereof;  
FIG. 4 is a left side view thereof;  
FIG. 5 is a right side view thereof;  
FIG. 6 is a top view thereof; and,  
FIG. 7 is a bottom view thereof.

**1 Claim, 7 Drawing Sheets**



# US D767,516 S

Page 2

---

(56)

## References Cited

### U.S. PATENT DOCUMENTS

D721,048 S \* 1/2015 Nakamura ..... D13/182  
D721,340 S \* 1/2015 Nakamura ..... D13/182  
D748,595 S \* 2/2016 Bertalan ..... D13/182

2001/0038143 A1\* 11/2001 Sonobe ..... H01L 24/49  
257/690  
2010/0149774 A1\* 6/2010 Matsumoto ..... H01L 23/055  
361/783

\* cited by examiner

Fig. 1




Fig. 2




Fig. 3




Fig. 4




Fig. 5




Fig. 6






Fig. 7

