



US00D764424S

(12) **United States Design Patent**
Matsumoto et al.

(10) **Patent No.:** **US D764,424 S**

(45) **Date of Patent:** **** Aug. 23, 2016**

(54) **SUBSTRATE FOR AN ELECTRONIC CIRCUIT**

H05K 3/0061; H05K 3/0064; H05K 3/0067
See application file for complete search history.

(71) Applicant: **Kabushiki Kaisha Toshiba**, Minato-ku, Tokyo (JP)

(56) **References Cited**

(72) Inventors: **Manabu Matsumoto**, Yokohama (JP);
Isao Ozawa, Chigasaki (JP)

U.S. PATENT DOCUMENTS

(73) Assignee: **KABUSHIKI KAISHA TOSHIBA**, Tokyo (JP)

D68,316 S * 9/1925 Laderm D5/4
5,858,481 A * 1/1999 Fukushima H01L 23/295
257/E23.121

(**) Term: **14 Years**

D459,706 S 7/2002 Ebihara et al.
D471,524 S 3/2003 Ebihara et al.
D526,972 S * 8/2006 Egawa D13/180
D531,139 S * 10/2006 Egawa D13/180

(21) Appl. No.: **29/500,896**

(Continued)

(22) Filed: **Aug. 29, 2014**

FOREIGN PATENT DOCUMENTS

(30) **Foreign Application Priority Data**

CN 488834 5/2002
JP 1104233 3/2001

May 15, 2014 (JP) 2014-010418
May 15, 2014 (JP) 2014-010419
May 15, 2014 (JP) 2014-010420
May 15, 2014 (JP) 2014-010421

(Continued)

Primary Examiner — Elizabeth J Oswecki
(74) *Attorney, Agent, or Firm* — Banner & Witcoff, Ltd.

(51) **LOC (10) Cl.** **13-03**

(57) **CLAIM**

(52) **U.S. Cl.**
USPC **D13/182**

The ornamental design for a substrate for an electronic circuit, as shown and described.



(58) **Field of Classification Search**
USPC D13/182, 123, 133, 110, 184, 199;
257/177, 666, 684, 686, 689, 775;
361/600, 601, 820; 29/825, 829, 830,
29/831, 832; 174/68.1, 250, 253, 254,
174/260, 261, 268; 216/13; 428/901; D5/4,
D5/61

DESCRIPTION

CPC H01L 25/072; H01L 2224/48245;
H01L 23/28; H01L 23/29; H01L 23/298;
H01L 23/31; H01L 23/3107; H01L 23/3121;
H01L 23/3128; H01L 2924/14; C09K 19/00;
C09K 19/02; G06F 1/183; G06F 1/184;
G06F 1/187; G11B 33/12; G11B 33/123;
G11B 33/124; G11B 33/125; G11B 33/127;
G11B 33/128; H05K 1/00; H05K 1/11;
H05K 1/111; H05K 1/112; H05K 3/0058;

FIG. 1 is a perspective view of a substrate for an electronic circuit showing our new design;
FIG. 2 is a rear perspective view thereof,
FIG. 3 is a front elevational view thereof,
FIG. 4 is a rear elevational view thereof,
FIG. 5 is a right side elevational view, a left side elevational view being a mirror image thereof,
FIG. 6 is a top plan view thereof; and,
FIG. 7 is a bottom plan view thereof.
The broken lines shown in the drawings represent portions of the substrate for an electronic circuit that form no part of the claimed design.

1 Claim, 5 Drawing Sheets



(56)

References Cited

U.S. PATENT DOCUMENTS

D608,741 S * 1/2010 Miyashita D13/182
 D633,672 S * 3/2011 McKnight D32/40
 D633,673 S * 3/2011 McKnight D32/40
 D637,193 S 5/2011 Andre et al.
 D670,917 S * 11/2012 Blackford D5/2
 D673,922 S * 1/2013 Moriai D13/182
 D674,759 S * 1/2013 Chang D13/182
 D686,175 S * 7/2013 Gurary D13/182
 D686,582 S * 7/2013 Krishnan D13/182
 D690,671 S * 10/2013 Gurary D13/182
 D699,201 S * 2/2014 Petsch D13/182
 D702,445 S * 4/2014 Boyle D5/61
 D704,155 S * 5/2014 Chang D13/182
 D730,304 S * 5/2015 Matsumoto D13/182
 2003/0094628 A1 * 5/2003 Yeh G11C 5/04
 257/200

2006/0168721 A1* 8/2006 McGuire A47K 3/002
 4/581
 2008/0123318 A1* 5/2008 Lam H01L 21/6835
 361/820
 2010/0326710 A1* 12/2010 Zhang C25D 1/08
 174/257
 2011/0051351 A1* 3/2011 Harashima H05K 1/117
 361/679.31

FOREIGN PATENT DOCUMENTS

| | | |
|----|------------|---------|
| JP | 1287854 | 12/2006 |
| JP | 1426168 | 10/2011 |
| JP | 1479369 | 9/2013 |
| JP | 1479370 | 9/2013 |
| KR | 30-0470075 | 11/2007 |

* cited by examiner

Fig. 1




Fig. 2




Fig. 3




Fig. 4




Fig. 5




Fig. 6




Fig. 7

