



US00D758841S

(12) **United States Design Patent**  
**Russo**

(10) **Patent No.:** **US D758,841 S**  
(45) **Date of Patent:** **\*\* Jun. 14, 2016**

- (54) **ELECTRONICS PACKAGE**
- (71) Applicant: **GoPro, Inc.**, San Mateo, CA (US)
- (72) Inventor: **Stephanie Russo**, San Francisco, CA (US)
- (73) Assignee: **GoPro, Inc.**, San Mateo, CA (US)
- (\*\*) Term: **14 Years**
- (21) Appl. No.: **29/523,177**
- (22) Filed: **Apr. 7, 2015**
- (51) **LOC (10) Cl.** ..... **09-03**
- (52) **U.S. Cl.**  
USPC ..... **D9/415**
- (58) **Field of Classification Search**  
USPC ..... D9/414-419, 432, 499, 722, 703, 669,  
D9/721, 423; 206/776, 474  
CPC ..... B65D 5/4204  
See application file for complete search history.

D681,444 S *	5/2013	Oja	.....	D9/418
D684,457 S *	6/2013	Salow	.....	D9/415
D691,464 S *	10/2013	Lee	.....	D9/415
8,607,987 B2 *	12/2013	Oja	.....	B65D 5/4204 206/776
D699,562 S *	2/2014	Klauder	.....	D9/418
D703,036 S *	4/2014	Baumwald	.....	D9/418
D703,530 S *	4/2014	Caldecourt	.....	D9/432
D717,160 S *	11/2014	Kurniawan	.....	D9/415
D721,597 S *	1/2015	Zumwalt	.....	D9/415
D740,690 S *	10/2015	Glass	.....	D9/722
D747,960 S *	1/2016	Sculler	.....	D9/418
D749,964 S *	2/2016	Glass	.....	D9/703

\* cited by examiner

*Primary Examiner* — Holly Baynham  
*Assistant Examiner* — Rhea Shields

(74) *Attorney, Agent, or Firm* — Fenwick & West LLP

(57) **CLAIM**

The ornamental design for an electronics package, as shown and described.

**DESCRIPTION**


FIG. 1 is a front, top and left side perspective view of an electronics package showing our my design;  
 FIG. 2 is a rear, top, and left side perspective view thereof;  
 FIG. 3 is a front elevational view thereof;  
 FIG. 4 is a rear elevational view thereof;  
 FIG. 5 is a right side elevational view thereof;  
 FIG. 6 is a left side elevational view thereof;  
 FIG. 7 is a top plan view thereof;  
 FIG. 8 is a bottom plan view thereof;  
 FIG. 9 is a front elevational view thereof; and,  
 FIG. 10 is a rear elevational view thereof.

The broken lines in the drawings showing portions of the electronics package are included for the purpose of illustrating environmental structure and form no part of the claimed design.

**1 Claim, 10 Drawing Sheets**

(56) **References Cited**  
U.S. PATENT DOCUMENTS

D349,458 S *	8/1994	Verdaguer	.....	D9/415
D383,669 S *	9/1997	Taylor	.....	D9/669
D384,276 S *	9/1997	Casey	.....	D9/415
D485,172 S *	1/2004	Defino, Jr.	.....	D9/415
D538,676 S *	3/2007	Millen	.....	D9/415
7,243,800 B1 *	7/2007	Feibelman	.....	B65D 5/4204 206/474
D561,580 S *	2/2008	Croft	.....	D9/415
D564,872 S *	3/2008	Kamins	.....	D9/418
D592,053 S *	5/2009	Suzuki	.....	D9/418
D633,381 S *	3/2011	Klauder	.....	D9/418
D652,321 S *	1/2012	Melnick	.....	D9/721
D668,141 S *	10/2012	Collins	.....	D9/423
D668,535 S *	10/2012	Collins	.....	D9/423
D671,400 S *	11/2012	Armstrong	.....	D9/415
D671,401 S *	11/2012	Grabes	.....	D9/418
D671,829 S *	12/2012	Sung	.....	D9/418






FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 6




FIG. 7






FIG. 8




FIG. 9




FIG. 10