



US00D731989S

(12) **United States Design Patent**  
**Huang et al.**

(10) **Patent No.:** **US D731,989 S**  
(45) **Date of Patent:** **\*\* Jun. 16, 2015**

(54) **LIGHT EMITTING DIODE CHIP**  
(71) Applicant: **Genesis Photonics Inc.**, Tainan (TW)  
(72) Inventors: **Jing-En Huang**, Tainan (TW);  
**Kuan-Chieh Huang**, Tainan (TW);  
**Shao-Ying Ting**, Tainan (TW); **Yi-Ru Huang**, Tainan (TW)  
(73) Assignee: **Genesis Photonics Inc.**, Tainan (TW)

(\*\*) Term: **14 Years**  
(21) Appl. No.: **29/495,848**  
(22) Filed: **Jul. 4, 2014**

(30) **Foreign Application Priority Data**  
Jun. 6, 2014 (TW) ..... 103303417

(51) **LOC (10) Cl.** ..... **13-03**  
(52) **U.S. Cl.**  
USPC ..... **D13/180**

(58) **Field of Classification Search**  
USPC ..... D13/180; D26/1; 257/79, 80, 81, 88,  
257/89, 95, 98, 99, 100, E33.058; 313/483,  
313/498, 500; 362/555, 800  
See application file for complete search history.

(56) **References Cited**  
U.S. PATENT DOCUMENTS  
7,049,639 B2 \* 5/2006 Wang et al. .... 257/99  
D576,571 S \* 9/2008 Itai ..... D13/180  
7,491,977 B2 \* 2/2009 Fukasawa ..... 257/98

D624,886 S \* 10/2010 Ni et al. .... D13/180  
D626,097 S \* 10/2010 Takeuchi et al. .... D13/180  
D629,767 S \* 12/2010 Shimizu et al. .... D13/180  
D653,628 S \* 2/2012 Miyashita ..... D13/180  
D653,629 S \* 2/2012 Miyashita ..... D13/180  
D676,003 S \* 2/2013 Takeda et al. .... D13/180  
2002/0123163 A1 \* 9/2002 Fujii ..... 438/26  
2010/0059782 A1 \* 3/2010 Fujitomo et al. .... 257/98  
2012/0132933 A1 \* 5/2012 Watari et al. .... 257/88


\* cited by examiner  
*Primary Examiner* — Selina Sikder  
(74) *Attorney, Agent, or Firm* — Jianq Chyun IP Office

(57) **CLAIM**  
The ornamental design for a light emitting diode chip, as shown and described.

**DESCRIPTION**

FIG. 1 is a perspective view of a light emitting diode chip showing our new design;  
FIG. 2 is a front view thereof;  
FIG. 3 is a rear view thereof;  
FIG. 4 is a left side view thereof;  
FIG. 5 is a right side view thereof;  
FIG. 6 is a top view thereof; and,  
FIG. 7 is a bottom view thereof.  
A boundary between two transparent layers of the light emitting diode chip in FIGS. 1-5, shown in broken line represent unclaimed portions of the design and form no part thereof.

**1 Claim, 4 Drawing Sheets**






FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 6




FIG. 7