

US00D730849S

(12) **United States Design Patent**
Aromin et al.

(10) **Patent No.:** **US D730,849 S**
(45) **Date of Patent:** **** Jun. 2, 2015**

(54) **UNIVERSAL GROUND FAULT CIRCUIT
INTERRUPTER (GFCI) PRINTED CIRCUIT
BOARD PACKAGE**

(71) Applicants: **Victor V. Aromin**, West Warwick, RI
(US); **Chepur P. Rao**, Warwick, RI (US)

(72) Inventors: **Victor V. Aromin**, West Warwick, RI
(US); **Chepur P. Rao**, Warwick, RI (US)

(73) Assignee: **Tower MFG Corp**, Providence, RI (US)

(**) Term: **14 Years**

(21) Appl. No.: **29/433,827**

(22) Filed: **Oct. 5, 2012**

(51) **LOC (10) Cl.** **13-03**

(52) **U.S. Cl.**
USPC **D13/182**

(58) **Field of Classification Search**

USPC D13/133, 145, 182; 174/68.1, 250, 253,
174/255, 256; 318/567, 568.1; 361/600,
361/601, 719, 720, 728, 736, 748, 751, 752,
361/760, 761, 807; 439/55, 65, 68, 69, 70,
439/76.1, 92, 93, 95, 98, 100, 101, 108;
702/57, 58, 59

See application file for complete search history.

(56) **References Cited**

U.S. PATENT DOCUMENTS

3,372,310	A *	3/1968	Kantor		361/728
3,646,399	A *	2/1972	Mars et al.		361/718
3,777,221	A *	12/1973	Tatusko et al.		361/761
4,807,087	A *	2/1989	Sawaya		361/773
D316,251	S *	4/1991	Armstrong		D13/182
D397,093	S *	8/1998	Kim		D13/182
D430,856	S *	9/2000	Wilkerson		D13/182
D459,706	S *	7/2002	Ebihara et al.		D13/182
D466,093	S *	11/2002	Ebihara et al.		D13/182

6,760,225	B1 *	7/2004	Chen et al.		361/719
D505,925	S *	6/2005	Koo		D13/182
D524,763	S *	7/2006	Nakano et al.		D13/182
D525,213	S *	7/2006	Enderlein et al.		D13/182
D552,048	S *	10/2007	He		D13/182
D556,158	S *	11/2007	Kong		D13/182
D639,756	S *	6/2011	Greene, Jr.		D13/182
D642,546	S *	8/2011	Greene, Jr.		D13/182
D647,072	S *	10/2011	Bentley		D13/182
2008/0080151	A1 *	4/2008	Shimizu et al.		361/760
2009/0268390	A1 *	10/2009	King et al.		361/679.33

* cited by examiner

Primary Examiner — Elizabeth J Oswecki

(57) **CLAIM**

The ornamental design for a universal ground fault circuit interrupter (GFCI) printed circuit board package, as shown and described.

DESCRIPTION

FIG. 1 is a top perspective view of a universal ground fault circuit interrupter (GFCI) printed circuit board package showing our new design;

FIG. 2 is a top view thereof;

FIG. 3 is a bottom view thereof;

FIG. 4 is a left side view thereof;

FIG. 5 is a right side view thereof;

FIG. 6 is a rear elevation view thereof;


FIG. 7 is a front elevation view thereof;

FIG. 8 right side view thereof shown in a used condition with a right angle GFCI enclosure shown in broken lines; and,

FIG. 9 is another right side view thereof shown in a used condition with an inline GFCI enclosure shown in broken lines.

The broken lines of FIGS. 8 and 9 of a right angle and inline GFCI enclosures and the broken lines in FIGS. 1-5 and 7 of power input terminals form no part of the claimed design.

1 Claim, 6 Drawing Sheets






FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 6




FIG. 7




FIG. 8




FIG. 9