



US00D730304S

(12) **United States Design Patent**
Matsumoto et al.

(10) **Patent No.:** **US D730,304 S**
(45) **Date of Patent:** **** May 26, 2015**

(54) **SUBSTRATE FOR AN ELECTRONIC CIRCUIT**

(71) Applicant: **Kabushiki Kaisha Toshiba**, Minato-ku, Tokyo (JP)

(72) Inventors: **Manabu Matsumoto**, Yokosuka (JP);
Isao Ozawa, Yokosuka (JP)

(73) Assignee: **Kabushiki Kaisha Toshiba**, Tokyo (JP)

(**) Term: **14 Years**

(21) Appl. No.: **29/500,867**

(22) Filed: **Aug. 29, 2014**

(30) **Foreign Application Priority Data**

May 15, 2014 (JP) 2014-010413

(51) **LOC (10) Cl.** **13-03**

(52) **U.S. Cl.**
USPC **D13/182**

(58) **Field of Classification Search**
USPC D13/182, 123, 133, 110, 184, 199;
257/177, 666, 684, 686, 689, 775;
361/600, 601, 820; 29/825, 829, 830,
29/831, 832; 174/68.1, 250, 253, 254,
174/260, 261, 268; 216/13; 428/901; D5/4,
D5/61

See application file for complete search history.

(56) **References Cited**

U.S. PATENT DOCUMENTS

D68,316 S * 9/1925 Lader D5/4
4,165,584 A * 8/1979 Scherrer 451/289
D264,963 S * 6/1982 McComas D13/182
D459,706 S 7/2002 Ebihara et al.
6,500,059 B2 * 12/2002 Chang et al. 451/388
D471,524 S 3/2003 Ebihara et al.
D526,972 S * 8/2006 Egawa et al. D13/180
D531,139 S * 10/2006 Egawa et al. D13/180
D637,193 S 5/2011 Andre et al.

8,177,993 B2 * 5/2012 Seah et al. 216/83
D670,917 S * 11/2012 Blackford D5/61
D674,759 S * 1/2013 Chang et al. D13/182
D686,175 S * 7/2013 Gurary et al. D13/182
D686,582 S * 7/2013 Krishnan et al. D13/182

(Continued)

FOREIGN PATENT DOCUMENTS

CN 488834 5/2002
JP 1104233 3/2001

(Continued)

Primary Examiner — Elizabeth J Oswecki

(74) *Attorney, Agent, or Firm* — Banner& Witcoff, Ltd.

(57) **CLAIM**

The ornamental design for a substrate for an electronic circuit, as shown and described.

DESCRIPTION

The patent or application file contains at least one drawing executed in color. Copies of this patent or patent application with color drawings(s) will be provided by the Office upon request and payment of the necessary fee.

FIG. 1 is a perspective view of a substrate for an electronic circuit showing our new design;

FIG. 2 is a rear perspective view thereof;

FIG. 3 is a front elevational view thereof;

FIG. 4 is a rear elevational view thereof;

FIG. 5 is a right side elevational view, a left side elevational view being a mirror image thereof;



FIG. 6 is a top plan view thereof; and,

FIG. 7 is a bottom plan view thereof.

The black circles shown in FIGS. 2 and 4 are flat on the surface of the electronic circuit.

The even dashed broken lines shown in the drawings represent portions of the substrate for an electronic circuit that form no part of the claimed design. The dashed-dot-dashed broken lines define the boundaries of the claimed design.

1 Claim, 5 Drawing Sheets
(2 of 5 Drawing Sheet(s) Filed in Color)



(56)

References Cited

FOREIGN PATENT DOCUMENTS

U.S. PATENT DOCUMENTS

D690,671 S * 10/2013 Gurary et al. D13/182
D699,201 S * 2/2014 Petsch D13/182
D702,445 S * 4/2014 Boyle D5/61
D704,155 S * 5/2014 Chang et al. D13/182
2002/0027762 A1* 3/2002 Yamaguchi 361/234
2004/0179323 A1* 9/2004 Litman et al. 361/234

JP 1287854 12/2006
JP 1426168 10/2011
JP 1479369 9/2013
JP 1479370 9/2013
KR 30-0470075 11/2007

* cited by examiner

Fig. 1




Fig. 2




Fig. 3




Fig. 4




Fig. 5





Fig. 6



Fig. 7



UNITED STATES PATENT AND TRADEMARK OFFICE
CERTIFICATE OF CORRECTION

PATENT NO. : D730,304 S
APPLICATION NO. : 29/500867
DATED : May 26, 2015
INVENTOR(S) : Manabu Matsumoto et al.

Page 1 of 1

It is certified that error appears in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

On the Title page, Under Inventors:

Please delete “Manabu Matsumoto, Yokosuka (JP); Isao Ozama, Yokosuka (JP)” and
replace with -- Manabu Matsumoto, Yokohama (JP); Isao Ozama, Chigasaki (JP) --

Signed and Sealed this
Twenty-ninth Day of December, 2015



Michelle K. Lee
Director of the United States Patent and Trademark Office