US00D712854S

(12) United States Design Patent

Nakano et al.

(10) Patent No.: US D712,854 S
(45) Date of Patent: ** Sep. 9, 2014

(54) **INTEGRATED CIRCUIT TAG**

(71) Applicant: **NOK Corporation**, Tokyo (JP)

(72) Inventors: **Tomoko Nakano**, Kanagawa (JP); **Keiichi Miyajima**, Kanagawa (JP)

(73) Assignee: **NOK Corporation**, Tokyo (JP)

(**) Term: **14 Years**

(21) Appl. No.: **29/470,066**

(22) Filed: **Oct. 17, 2013**

(30) **Foreign Application Priority Data**

Apr. 26, 2013 (JP) D2013-009471

(51) **LOC (10) Cl.** **13-03**

(52) **U.S. Cl.**
USPC **D13/182**

(58) **Field of Classification Search**
USPC D13/110, 123, 133, 182; D10/46, 75; 29/825, 829, 830, 831, 832, 846; 174/68.1, 250–257, 260, 261, 268; 216/13; 361/718, 748, 752, 760, 783, 361/820; 428/901
See application file for complete search history.

(56) **References Cited**

U.S. PATENT DOCUMENTS

D276,719	S	*	12/1984	Sugimoto et al.	D13/182
D412,888	S	*	8/1999	Coveley	D13/182
5,973,599	A	*	10/1999	Nicholson et al.	340/572.8
6,144,301	A	*	11/2000	Frieden	340/572.8
6,246,327	B1	*	6/2001	Eberhardt	340/572.1
D453,746	S	*	2/2002	Kato et al.	D13/182
D456,787	S	*	5/2002	Wasada et al.	D13/182
D459,706	S	*	7/2002	Ebihara et al.	D13/182
6,462,661	B2	*	10/2002	Pfeiffer et al.	340/572.8
D465,463	S	*	11/2002	Wasada et al.	D13/182
D466,093	S	*	11/2002	Ebihara et al.	D13/182
D471,167	S	*	3/2003	Ebihara et al.	D13/182
D471,524	S	*	3/2003	Ebihara et al.	D13/182
D525,214	S	*	7/2006	Ochi et al.	D13/182
7,261,479	B2	*	8/2007	Barrus et al.	400/76
D576,577	S	*	9/2008	Kobayashi et al.	D13/182
7,522,054	B2	*	4/2009	Takei	340/572.1
7,688,206	B2	*	3/2010	Carrender	340/572.1
7,866,565	B2	*	1/2011	Toda	235/492
7,971,792	B2	*	7/2011	Seriu et al.	235/492
D673,921	S	*	1/2013	Ozawa	D13/182
D673,922	S	*	1/2013	Moriai et al.	D13/182
D678,227	S	*	3/2013	Takahashi et al.	D13/182
D699,201	S	*	2/2014	Petsch	D13/182
2004/0233042	A1	*	11/2004	Piccoli et al.	340/10.1
2006/0202800	A1	*	9/2006	Ohashi et al.	340/10.1

* cited by examiner

Primary Examiner — Elizabeth J Oswecki
(74) *Attorney, Agent, or Firm* — Rader, Fishman & Grauer PLLC

(57) **CLAIM**

The ornamental design for an integrated circuit tag, as shown and described.

DESCRIPTION

FIG. **1** is a perspective view of an integrated circuit tag showing our new design;
FIG. **2** is a front elevational view thereof;
FIG. **3** is a right side elevational view thereof;
FIG. **4** is a left side elevational view thereof;
FIG. **5** is a top plan view thereof; and,
FIG. **6** is a bottom plan view thereof.
The broken lines shown in the drawings represent portions of the integrated circuit tag that form no part of the claimed design.

1 Claim, 4 Drawing Sheets



FIG. 1



FIG.2



FIG.3

FIG.4



FIG.5



FIG.6