



US00D706232S

(12) **United States Design Patent**
Nakamura

(10) **Patent No.:** **US D706,232 S**
(45) **Date of Patent:** **** Jun. 3, 2014**

- (54) **SEMICONDUCTOR DEVICE**
- (71) Applicant: **Fuji Electric Co., Ltd.**, Kawasaki (JP)
- (72) Inventor: **Hideyo Nakamura**, Kawasaki (JP)
- (73) Assignee: **Fuji Electric Co., Ltd.**, Kawasaki-shi, Kanagawa (JP)
- (**) Term: **14 Years**
- (21) Appl. No.: **29/458,663**
- (22) Filed: **Jun. 21, 2013**
- (30) **Foreign Application Priority Data**
Dec. 21, 2012 (JP) D2012-031250
- (51) **LOC (10) Cl.** **13-03**
- (52) **U.S. Cl.**
USPC **D13/182**
- (58) **Field of Classification Search**
USPC D13/110, 182, 184; 361/713, 728, 736, 361/760, 761, 775, 679.01, 820; 257/666, 257/668, 678, 690; 324/71.5, 252; 174/250, 174/253; 438/64, 65, 66
See application file for complete search history.

- (56) **References Cited**
U.S. PATENT DOCUMENTS
5,057,648 A * 10/1991 Blough et al. 174/561
D357,672 S * 4/1995 Terasawa et al. D13/182
5,408,128 A * 4/1995 Furnival 257/690
D364,383 S * 11/1995 Yamada et al. D13/182
D364,384 S * 11/1995 Shimizu et al. D13/182
D364,385 S * 11/1995 Shimizu et al. D13/182
D389,808 S * 1/1998 Yamada et al. D13/182
5,761,040 A * 6/1998 Iwasa et al. 361/704
D396,450 S * 7/1998 Nishiura et al. D13/182

6,078,501	A *	6/2000	Catrambone et al.	361/704
6,521,983	B1 *	2/2003	Yoshimatsu et al.	257/678
7,425,757	B2 *	9/2008	Takubo	257/678
D587,662	S *	3/2009	Soutome et al.	D13/182
D589,012	S *	3/2009	Soyano et al.	D13/182
D606,951	S *	12/2009	Soyano et al.	D13/182
D653,633	S *	2/2012	Soyano	D13/182
D653,634	S *	2/2012	Soyano	D13/182
D686,174	S *	7/2013	Soyano	D13/182
D699,693	S *	2/2014	Otsuka et al.	D13/182
2001/0038143	A1 *	11/2001	Sonobe et al.	257/690
2011/0044012	A1 *	2/2011	Matsumoto	361/728

* cited by examiner

Primary Examiner — Elizabeth J Oswecki
(74) *Attorney, Agent, or Firm* — Young Basile Hanlon & MacFarlane P.C.

(57) **CLAIM**
The ornamental design for a semiconductor device, as shown and described.

DESCRIPTION
FIG. 1 is a front view of a semiconductor device showing my new design;
FIG. 2 is a rear view of the semiconductor device of FIG. 1;
FIG. 3 is a left side view of the semiconductor device of FIG. 1;
FIG. 4 is a right side view of the semiconductor device of FIG. 1;
FIG. 5 is a top view of the semiconductor device of FIG. 1;
FIG. 6 is a bottom view of the semiconductor device of FIG. 1; and,
FIG. 7 is a perspective view of the semiconductor device of FIG. 1.
The ornamental design of the present disclosure is a semiconductor device forming a case that may accommodate a plurality of semiconductor modules arranged in a line.

1 Claim, 7 Drawing Sheets




Fig. 1




Fig. 2




Fig. 3




Fig. 4




Fig. 5




Fig. 6




Fig. 7

