



US00D701182S

(12) **United States Design Patent**
Plant

(10) **Patent No.:** **US D701,182 S**

(45) **Date of Patent:** **** Mar. 18, 2014**

(54) **WAVE CIRCUIT PATTERN**

(75) Inventor: **Philip Plant**, Birmingham (GB)

(73) Assignee: **Plasyl Limited**, Staffordshire (GB)

(**) Term: **14 Years**

(21) Appl. No.: **29/403,806**

(22) Filed: **Oct. 11, 2011**

(30) **Foreign Application Priority Data**

Apr. 12, 2011 (EP) 001849639

(51) **LOC (10) Cl.** **13-03**

(52) **U.S. Cl.**
USPC **D13/182**

(58) **Field of Classification Search**
USPC D13/182; 29/825, 829; 174/68.1, 250,
174/253, 254, 255, 256, 257; 361/720, 760;
439/55, 65, 68

See application file for complete search history.

(56) **References Cited**

U.S. PATENT DOCUMENTS

D254,687 S *	4/1980	Fadler et al.	D24/216
D319,045 S *	8/1991	Hasegawa et al.	D13/182
D319,629 S *	9/1991	Hasegawa et al.	D13/182
D319,814 S *	9/1991	Hasegawa et al.	D13/182
6,163,042 A *	12/2000	Mizushima et al.	257/202
D457,146 S *	5/2002	Yamamoto et al.	D13/182
D474,773 S *	5/2003	Kondo	D14/435
D485,536 S *	1/2004	Dang et al.	D13/182
D543,160 S *	5/2007	Mitsui et al.	D13/182
D566,060 S *	4/2008	Ohsawa et al.	D13/182
D577,691 S *	9/2008	Ohsawa et al.	D13/182

(Continued)

FOREIGN PATENT DOCUMENTS

JP	2009259929	11/2009
WO	WO 2010/086034	8/2010
WO	WO 2010/086416	8/2010
WO	WO 2010/146524	12/2010

Primary Examiner — Elizabeth J Oswecki

(74) *Attorney, Agent, or Firm* — Patton Boggs LLP

(57) **CLAIM**

The ornamental design for a wave circuit pattern, as shown and described.

DESCRIPTION

FIG. 1 is a perspective view of a first embodiment of a wave circuit pattern showing my new design;

FIG. 2 is a front elevation view thereof, the back elevation view being identical;

FIG. 3 is a side view thereof, the opposite side view is a mirror image;

FIG. 4 is a perspective view of a second embodiment of a wave circuit pattern showing my new design;

FIG. 5 is a front elevation view thereof, the back elevation view being identical;

FIG. 6 is a side view thereof, the opposite side view is a mirror image;

FIG. 7 is a perspective view of a third embodiment of a wave circuit pattern showing my new design;

FIG. 8 is a front elevation view thereof, the back elevation view being identical;

FIG. 9 is a side view thereof, the opposite side view is a mirror image;



FIG. 10 is a perspective view of a fourth embodiment of a wave circuit pattern showing my new design;

FIG. 11 is a front elevation view thereof, the back elevation view being identical; and,

FIG. 12 is a side view thereof, the opposite side view is a mirror image.

The broken lines in FIGS. 1,2,4,5,7,8,10 and 11 adjacent to the solid wave circuit pattern show a repeating pattern that forms no part of the claimed design. All other broken lines are directed to environmental structure and form no part of the claimed design.

1 Claim, 8 Drawing Sheets



(56)

References Cited

U.S. PATENT DOCUMENTS

D601,520 S *	10/2009	Yokota et al.	D13/182	D639,756 S *	6/2011	Greene, Jr.	D13/182
D605,613 S *	12/2009	Carter et al.	D13/182	2004/0192082 A1	9/2004	Wagner et al.	
D612,347 S *	3/2010	Yokota et al.	D13/182	2004/0238819 A1	12/2004	Maghribi et al.	
D613,690 S *	4/2010	Kuriki	D13/133	2005/0280157 A1	12/2005	Roush et al.	
D615,506 S *	5/2010	Eide et al.	D13/182	2007/0205017 A1*	9/2007	Takakusaki et al.	174/260
D615,927 S *	5/2010	Kuriki	D13/133	2008/0080151 A1*	4/2008	Shimizu et al.	361/760
				2008/0257589 A1	10/2008	Ostmann et al.	
				2008/0285241 A1	11/2008	Hou et al.	

* cited by examiner




FIG. 1

FIG. 2





FIG. 3






FIG. 4

FIG. 5





FIG. 6






FIG. 7

FIG. 8




FIG. 9






FIG. 10

FIG. 11




FIG. 12

