



US00D694791S

(12) **United States Design Patent**
Matsumoto et al.

(10) **Patent No.:** **US D694,791 S**
(45) **Date of Patent:** **** Dec. 3, 2013**

(54) **BAFFLE PLATE FOR MANUFACTURING SEMICONDUCTOR**

(75) Inventors: **Naoki Matsumoto**, Sendai (JP); **Jun Yoshikawa**, Sendai (JP)

(73) Assignee: **Tokyo Electron Limited**, Tokyo (JP)

(**) Term: **14 Years**

(21) Appl. No.: **29/416,088**

(22) Filed: **Mar. 19, 2012**

(30) **Foreign Application Priority Data**

Sep. 20, 2011 (JP) D2011-021504

(51) **LOC (9) Cl.** **15-99**

(52) **U.S. Cl.**
USPC **D15/144**; D15/138

(58) **Field of Classification Search**
USPC D13/182; D15/138, 144, 199; 118/723;
156/345, 345.36, 345.41, 345.48;
204/298.06, 298.08, 298.11, 298.34;
336/232

See application file for complete search history.

(56) **References Cited**

U.S. PATENT DOCUMENTS

D557,266 S * 12/2007 Hughes D14/451
D582,949 S * 12/2008 Yamashita D15/138
D638,951 S * 5/2011 Bedingham et al. D24/216
8,080,409 B2 * 12/2011 Aysta et al. 435/287.2

D658,691 S * 5/2012 Suzuki et al. D15/138
D658,693 S * 5/2012 Suzuki et al. D15/138
D667,561 S * 9/2012 Bedingham et al. D24/216
2005/0150452 A1 * 7/2005 Sen et al. 118/715
2005/0224179 A1 * 10/2005 Moon et al. 156/345.29
2007/0010007 A1 * 1/2007 Aysta et al. 435/287.3
2009/0087615 A1 * 4/2009 Sun et al. 428/136
2009/0096349 A1 * 4/2009 Moshtagh et al. 313/498
2009/0263280 A1 * 10/2009 Bedingham et al. 422/64
2012/0000422 A1 * 1/2012 Lam et al. 118/715
2013/0125818 A1 * 5/2013 Wright et al. 118/723 R

* cited by examiner

Primary Examiner — Patricia Palasik

(74) *Attorney, Agent, or Firm* — Leydig, Voit & Mayer Ltd.


(57) **CLAIM**

The ornamental design for a baffle plate for manufacturing semiconductor, as shown and described.

DESCRIPTION

FIG. 1 is a front view of a baffle plate of the present invention. FIG. 2 is a rear view of the baffle plate of FIG. 1. FIG. 3 is a top plan view of the baffle plate of FIG. 1. FIG. 4 is a bottom view of the baffle plate of FIG. 1. FIG. 5 is a right side view of the baffle plate of FIG. 1. FIG. 6 is a left view of the baffle plate of FIG. 1. FIG. 7 is a perspective view of the baffle plate of FIG. 1; and, FIG. 8 is a view of the baffle plate of FIG. 1 in use, wherein, for example, in a plasma processing device, gas entering a chamber is ionized, and a wafer is treated by an etching process with ions, and gas is exhausted from the chamber. The features shown in broken lines depict environmental subject matter only and form no part of the claimed design.

1 Claim, 4 Drawing Sheets






FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5



FIG. 6




FIG. 7




FIG. 8