



US00D673286S

(12) **United States Design Patent**  
**Shinoda**

(10) **Patent No.:** **US D673,286 S**

(45) **Date of Patent:** **\*\* Dec. 25, 2012**

(54) **MICRO FLOW CHANNEL CHIP**

(75) Inventor: **Masataka Shinoda**, Tokyo (JP)

(73) Assignee: **Sony Corporation**, Tokyo (JP)

(\*\*) Term: **14 Years**

(21) Appl. No.: **29/371,150**

(22) Filed: **Oct. 29, 2010**

(30) **Foreign Application Priority Data**

Apr. 29, 2010	(JP)	.....	D2010-010817
Apr. 29, 2010	(JP)	.....	D2010-010818
Apr. 29, 2010	(JP)	.....	D2010-010819
Apr. 29, 2010	(JP)	.....	D2010-010820
Apr. 29, 2010	(JP)	.....	D2010-010821
Apr. 29, 2010	(JP)	.....	D2010-010822
Apr. 29, 2010	(JP)	.....	D2010-010823
Apr. 29, 2010	(JP)	.....	D2010-010824
Apr. 29, 2010	(JP)	.....	D2010-010825
Apr. 29, 2010	(JP)	.....	D2010-010826
Jul. 28, 2010	(JP)	.....	D2010-018427

(51) **LOC (9) Cl.** ..... **24-01**

(52) **U.S. Cl.** ..... **D24/216**

(58) **Field of Classification Search** ..... D24/216-217,  
D24/219, 222-226, 227, 231, 232, 107, 169,  
D24/186; D10/81; 422/400-404, 408, 430,  
422/68.1, 69, 500, 502, 503; 435/287.1,  
435/287.3, 287.4, 288.1, 288.3, 288.7

See application file for complete search history.

(56) **References Cited**

**U.S. PATENT DOCUMENTS**

5,370,842	A *	12/1994	Miyazaki et al.	.....	422/82.06
D375,799	S *	11/1996	Leiva et al.	.....	D24/224
7,708,949	B2 *	5/2010	Stone et al.	.....	422/502
7,740,804	B2 *	6/2010	Samsouandar	.....	422/68.1

7,757,568	B2 *	7/2010	Shiraki	.....	73/861.15
D636,891	S *	4/2011	Nicholls et al.	.....	D24/225
D636,892	S *	4/2011	Nicholls et al.	.....	D24/225
D636,893	S *	4/2011	Nicholls et al.	.....	D24/225
8,101,137	B2 *	1/2012	Polwart et al.	.....	422/504
2005/0118062	A1 *	6/2005	Otake	.....	422/68.1

(Continued)

**FOREIGN PATENT DOCUMENTS**

JP D1269428 S 4/2006

(Continued)

*Primary Examiner* — Anhdao Doan

(74) *Attorney, Agent, or Firm* — Rader, Fishman & Grauer PLLC

(57) **CLAIM**

The ornamental design for a micro flow channel chip, as shown and described.

**DESCRIPTION**

FIG. 1 is a top plan view of a micro flow channel chip showing my new design, a bottom plan view thereof being a mirror image;

FIG. 2 is a front elevational view thereof, a rear elevational view being a mirror image;

FIG. 3 is a right side elevational view thereof;

FIG. 4 is an enlarged partial front, top, left perspective view thereof;


FIG. 5 is an enlarged partial top plan view thereof;

FIG. 6 is an enlarged partial front elevational view thereof; and,

FIG. 7 is an enlarged partial right side elevational view thereof.

In the drawing views, the dot-dash broken lines represent the bounds of the claim, and all other broken lines are included for the purpose of illustrating portions of the micro flow channel chip that form no part of the claimed design. None of the broken lines form a part of the claimed design.

**1 Claim, 4 Drawing Sheets**



# US D673,286 S

Page 2

---

## U.S. PATENT DOCUMENTS

2005/0183496 A1\* 8/2005 Baek ..... 73/54.09  
2006/0147343 A1\* 7/2006 Teramoto ..... 422/68.1  
2006/0228254 A1\* 10/2006 Kusaka et al. .... 422/56  
2008/0026369 A1\* 1/2008 Dual et al. .... 435/6  
2009/0114285 A1\* 5/2009 Hashimoto et al. .... 137/13  
2009/0148348 A1\* 6/2009 Pettigrew et al. .... 422/99

2010/0317094 A1\* 12/2010 Ricco et al. .... 435/287.2  
2011/0076735 A1\* 3/2011 Jovanovich et al. .... 435/173.3

## FOREIGN PATENT DOCUMENTS

JP D1383781 S 3/2010

\* cited by examiner

FIG.1





FIG.2



FIG.3



FIG.7






FIG.4

FIG.5




FIG.6

