

US00D668796S

(12) **United States Design Patent**
Elkins

(10) **Patent No.:** **US D668,796 S**
(45) **Date of Patent:** **** Oct. 9, 2012**

(54) **SEMICONDUCTOR LIGHTING UNIT**

Primary Examiner — Marcus Jackson

(76) Inventor: **Robin Elkins**, Melbourne, FL (US)

(**) Term: **14 Years**

(21) Appl. No.: **29/339,306**

(22) Filed: **Jun. 27, 2009**

(51) **LOC (9) Cl.** **26-04**

(52) **U.S. Cl.** **D26/1**

(58) **Field of Classification Search** D26/1-4;
313/313, 315, 316, 317, 318, 493; 315/52,
315/53, 56, 57, 58; D13/180

See application file for complete search history.

(56) **References Cited**

U.S. PATENT DOCUMENTS

D508,573	S	*	8/2005	Matsui et al.		D26/1
D636,900	S	*	4/2011	Chou et al.		D26/1
D656,906	S	*	4/2012	Leung		D13/180
D658,603	S	*	5/2012	Egawa et al.		D13/180
D658,605	S	*	5/2012	Egawa et al.		D13/180

* cited by examiner

(57) **CLAIM**

The ornamental design for a semiconductor lighting unit, as shown and described.

DESCRIPTION

FIG. 1 is an isometric illustration of the semiconductor lighting unit.

FIG. 2 is a front view of the semiconductor lighting unit.

FIG. 3 is a rear view of the semiconductor lighting unit.

FIG. 4 is a right side view of the semiconductor lighting unit.


FIG. 5 is a left side view of the semiconductor lighting unit.

FIG. 6 is a top view of the semiconductor lighting unit; and,

FIG. 7 is a bottom view of the semiconductor lighting unit.

The broken line showing of the wire is included for the purpose of illustrating only and forms no part of the claimed design.

1 Claim, 1 Drawing Sheet






FIG. 4




FIG. 1




FIG. 2




FIG. 5




FIG. 3




FIG. 6

FIG. 7

