



US00D646234S

(12) **United States Design Patent**
Yao et al.

(10) **Patent No.:** **US D646,234 S**
(45) **Date of Patent:** **** Oct. 4, 2011**

(54) **LIGHT-EMITTING DIODE ARRAY**

(75) Inventors: **Chiu-Lin Yao**, Hsinchu (TW);
Chia-Liang Hsu, Hsinchu (TW);
Ching-Bei Lin, Hsinchu (TW);
Sheng-Fang Hung, Hsinchu (TW)

(73) Assignee: **Epistar Corporation**, Hsinchu (TW)

(**) Term: **14 Years**

(21) Appl. No.: **29/380,704**

(22) Filed: **Dec. 9, 2010**

(30) **Foreign Application Priority Data**

Jun. 10, 2010 (TW) 99302913

(51) **LOC (9) Cl.** **13-03**

(52) **U.S. Cl.** **D13/180**

(58) **Field of Classification Search** D13/180;
257/79, 80, 81, 88, 89, 95, 98, 99, 100, E33.058;
313/483, 498, 500; 362/555, 800

See application file for complete search history.

(56) **References Cited**

U.S. PATENT DOCUMENTS

4,011,575 A * 3/1977 Groves 257/91
5,309,001 A * 5/1994 Watanabe et al. 257/99
7,166,905 B1 * 1/2007 Shah 257/666

D582,865 S * 12/2008 Edmond et al. D13/180
7,626,211 B2 * 12/2009 Sugiura et al. 257/99
7,638,808 B2 * 12/2009 Owen et al. 257/88
D609,200 S * 2/2010 Kim D13/180
D616,385 S * 5/2010 Chen et al. D13/180
D631,017 S * 1/2011 Arazoe et al. D13/180
7,902,568 B2 * 3/2011 Morikawa et al. 257/100
7,906,795 B2 * 3/2011 Huang et al. 257/99
2009/0050921 A1 * 2/2009 Bierhuizen et al. 257/99

* cited by examiner

Primary Examiner — Selina Sikder

(74) *Attorney, Agent, or Firm* — Muncy, Geissler, Olds & Lowe, PLLC


(57) **CLAIM**

The ornamental design for a light-emitting diode array, as shown and described.

DESCRIPTION

FIG. 1 is a front, right perspective view of a light-emitting diode array showing our new design;
FIG. 2 is a front elevational view of the light-emitting diode array, the rear thereof being flat and unornamented;
FIG. 3 is a top plan view of the rear of the light-emitting diode array;
FIG. 4 is a bottom plan view of the light-emitting diode array;
FIG. 5 is a left side view of the light-emitting diode array; and,
FIG. 6 is a right side view of the light-emitting diode array.

1 Claim, 4 Drawing Sheets






FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 6